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FOREWORD 
This handbook was prepared as an aid in determining the most effective 
application, testing, handling, and quality and reliability assurance controls 
for integrated circuits. It was compiled in two books of two volumes eac h 
and deals primarily with the subjects of application, failur e mechanisms , 
failure analysis, and reliability assessment. Some similarity may be noted 
between NASA CR 1110 , " Microelectronic D evi ce Data Handbook, " and the 
data presented herein; however , NASA CR 1110 deals with microcircuits in 
general, while this document was prepar ed as a reliability handbook and 
deals with monolithic microcircuits only. 
The e ffort resulting in the publication of this handbook was produced 
unde r the technical direction of the Parts and Micro electronics Technology 
Branch, Future Programs and Technology Office, Quality and Reliability 
Assurance Laboratory, George C . Marshall Space Flight C ent e r, Alabama. 
D. Grau 
Director, Quality and Reliability 
Assurance Laboratory 
PREFACE 
This publication, "Application of Monolithic Microcircuits," is Volume 1 of a 
four-volume series entitled, "Reliability Handbook for Silicon Monolithic Micro-
circuits." The Handbook was prepared for the National Aeronautics and Space 
Administration by Texas Instruments Incorporated, lmder Contract NAS 8-20639. 
The Handbook series consists of the following volumes: 
Voltfn1.e 1 Application of Monolithic Microcircuits 
Volume 2 Failure Mechanisms of Monolithic Microcircuits 
Volume 3 Failure Analysis of Monolithic Microcircuits 
Volume 4 Reliability Assessment of Monolithic Microcircuits 
The purpose of the Handbook is to provide aid in determining the most effective 
application and lmderstanding of monolithic microcircuits, and the most effective 
quality and reliability assurance controls for the circuits. 
Volume 1, "Application of Monolithic Microcircuits, \I describes: 
• Typical problems that have been experienced with certain applications 
and modes of operation for several families of digital microcircuits 
and linear microcircuits. 
• The most reliable and trouble-free methods of use or application of 
each type of circuit presented here. 
• How to obtain maximum information from manufacturers' data sheets. 
• A method for derating the devices in actual use, and a method by 
which to assess the gain (or loss) in circuit performance and reli-
ability which results from the application of the derating method. 
• The characteristics, advantages, and disadvantage s of the various 
types of packages now available, and a method by which the user can 
evaluate the available packages and select the one most suitable for 
the intended application. 
• Methods for the interconnection of packages, and methods of assem-
bly of circuits into components and systems. 
iii 
The following list of acknowledgements is composed of manufacturers of mono-
lithic microcircuits and publishers of related specifications and data who have granted 
permission for inclusion of the items of previously published forms, data sheets and 
specifications which appear herein: 
Fairchild Semiconductor, a Division 
of Fairchild Camera and 
Instrument Corporation 
Motorola Semiconductor 
Products, Inc. 
Radio Corporation of America 
iv 
Rogers Publishing Company, Inc. 
a Subsidiary of Cahners 
Publishing Company, Inc., 
Publishers of EDN 
Signetics Corporation 
T ABLE OF CONTENTS 
VOLUME I 
APPLICATION OF MONOLITHIC MICROCIRCUITS 
SECTION TITLE 
I. INTRODUCTION . 
ll. 
Ill. 
MONOLITHIC MICROCIRCUIT CONSTRUCTION. 
A. General. 
B. Fabrication. 
C. 
D. 
1. OXidation . 
2. OXide Removal 
3. Diffusion. 
4. Epitaxy 
5. 
6. 
Isolation Techniques 
Photo Masks . 
Structures 
1. General 
2. Triple Diffused 
3 . Quad Diffused 
4 . Single- Epitaxial Film 
5. Double- Epitaxial Film 
6. Diffusion Under Epitaxial Film 
a. General 
b. Fabrication of a Simple Circuit 
Components of Monolithic Microcircuits 
1. General 
2. Resistors. 
3. 
4. 
Capacitors 
Transistors 
5. Diodes 
DIGIT AL MONOLITHIC MICROCIRCUITS 
A. Logic Circuit Families 
1. General 
2. Direct-Coupled Transistor Logic (DCTL) 
3. 
4. 
5. 
6. 
7. 
Resistor-Transistor Logic (RTL). 
Resistor-Capacitor Transistor Logic (RCTL) . 
Diode Transistor Logic (DTL). 
Transistor-Transistor Logic (TTL) 
Emitter-Coupled LogiC (ECL) . 
v 
PAGE 
1-1-1 
l-II-l 
l-II-1 
l-II-l 
1-II-2 
l-ll-2 
l-II-2 
1-II-3 
1-II-3 
1-II-5 
1-II-5 
1-II-5 
1-II-7 
1-II-8 
1-II-9 
1-II-9 
1-II-ll 
1-II-ll 
1-II-12 
1-II-17 
1-II-17 
1-II-17 
, 1-II-18 
1-II-21 
1-ll-26 
1-II1-1 
1-II1-1 
1-III-1 
1-II1-2 
1-II1-2 
1-II1-2 
1-II1-4 
1-II1-6 
1-1II-8 
SECTION 
B. 
C. 
D. 
E. 
TABLE OF CONTE TS (Continued) 
TITLE 
Definitions of Digital Circuit Parameters 
1. General . ., 
2. Logic Elemefits 
3. Logic Definitions. 
4. Fan-Out 
5. Fan-In. 
6. 
7. 
8. 
9. 
Cascade Levels 
Propagation Delays 
Power Dissipation 
N oi se Immunity . 
a. 
b. 
c. 
General 
AC Noise Immunity 
DC Noise Immunity 
d. Noise Location 
e. Typical or Guaranteed Noise Immunity 
Selection of Logic Circuits 
1. General 
2. 
3. 
Basic Precautions 
Characterization of Circuit Families. 
a. General 
b. Summary of Circuit Families 
Examples, Analyses and Specifications of 
1. 
2. 
3. 
4. 
Digital Circuits 
General 
RCTL Type Circuits 
a. Gate 
b. Set- Reset Flip- Flop . 
c. Applications Summary 
DTL Type Circuits . 
a. Gate 
b. Flip- Flop . 
TT L Type Circuits 
a. 
b. 
Gate 
Flip-Flop 
System Applications 
1. General. 
2. 
3. 
Using Manufacturer Data Sheets 
Application Guides and Rules 
vi 
PAGE 
l-ll1-9 
l-ll1-9 
l-ll1-9 
l-III-IO 
l-III-I0 
l-III-ll 
l-Ill-ll 
l-III-ll 
l-III-13 
l-III-13 
l-II1-13 
1-1II-13 
l-II1-14 
l-1II-14 
l-1II-15 
l-II1-19 
l-II1-19 
l-1II-19 
l-1II-20 
I-III-20 
l-1II-24 
l-Ill-26 
l-II1-26 
l-1II-26 
l-II1-26 
l-Ill-33 
l-II1-39 
l-1II-42 
l-1II-42 
l-II1-47 
I-III-51 
I-Ill-51 
l-II1-53 
l-1II-62 
l-IIT-62 
l-1II-62 
l-II1-64 
SECTION 
IV. 
TABLE OF CONTENTS (Continued) 
TITLE 
a. General 
b. Recommended Loading Rules and General 
c. 
Application Guides for the Series 51B, 
RCT L Family of Microcircuits 
Guide Rules for System Design and Layout 
When Using DTL and TTL Digital 
Microcircuits 
LINEAR MONOLITHIC MICROCIRCUITS 
A. Linear Monolithic Microcircuits versus Linear 
B. 
Discrete Circuits 
1. General 
2. 
3. 
4. 
Linear Monolithic Microcircuit Constraints. 
Component Comparison. 
a. 
b. 
c. 
d. 
General. 
Diffused Resistors 
Monolithic Bipolar Transistors. 
Microcircuit Diffused qapacitors 
Comparison of Linear Circuit Design 
Philosophies 
5. Other Advantages of Linear Microcircuits 
6. 
a. 
b. 
c. 
over Discrete Designs 
General. 
Size. 
Reliability . 
d. Cost. 
Tricks in Monolithic Linear Design 
7. Summary. 
Definitions of Linear Terms and Parameters 
1. General 
2. 
3. 
4. 
5. 
6. 
Operational Amplifiers . 
Differential Amplifiers . 
Differential Comparators 
Inverting and Noninverting Inputs . 
Definitions of Data Sheet Items and 
a. 
b. 
Parameters 
General. 
Definitions Pertaining to Operational 
Amplifiers, Differential Amplifiers, 
and Comparators 
vii 
PAGE 
1-1II-64 
1-1II-66 
1-II1-73 
1-IV-1 
1-IV-1 
I-IV-I 
I-IV-2 
I-IV-3 
I-IV-3 
I-IV-4 
I-IV-I0 
I-IV-12 
I-IV-14 
I-IV-16 
I-IV-16 
I-IV-17 
I-IV-17 
I-IV-17 
I-IV-17 
I-IV-20 
I-IV-22 
I-IV-22 
1-IV-23 
I-IV-23 
1-IV-23 
I-IV-23 
1-IV-24 
1-IV-24 
1-IV-24 
SECTION 
V. 
C. 
D. 
T ABLE OF CONTENTS (Continued) 
c. 
d. 
TITLE 
Definitions Pertaining to Operational 
Amplifiers (Defined As Having a 
Single Output) 
Definitions Pertaining to Differential 
Amplifikrs. . • . . . 
e. Definitions Pertaining to Differential 
Comparators 
7. Summary. 
Examples and Analyses of Linear Circuits 
1. General 
2. 
3. 
4. 
Operational-Differential Amplifier 
(S 526A, Texas Instruments) 
a. 
b. 
General. 
Differential Amplifier Portion . 
c. Operational Amplifier Connection . 
Differential Amplifier (CA3000, RCA) . . 
a. General. 
b. Circuit Operation . 
c. Modes of Operation 
Differential Comparator (J.lA711 , Fairchild) 
a. General. 
b. Circuit Description 
c. Typical Application: Window 
Discriminator • 
5. Conclusions 
System Design Using Linear Microcircuits 
1. Manufacturer Data Sheets 
2. Application and Design Rules . 
a. 
b. 
General. 
Closed-loop Amplifiers and 
Feedback Theory . 
c. Frequency Response and Compensation 
3. Additional Considerations 
MONOLITIDC MICROCIRCUIT PACKAGES. 
A. The Packaging of a Microcircuit . 
1. General 
2. Basic Assembly Techniques 
a. 
b. 
c. 
General. 
Separation of Individual Circuits from 
Wafer 
Attachment of Circuit Die to Microcircuit 
Package. 
iii 
PAGE 
l-IV-26 
l-IV-27 
l-IV-29 
l-IV-31 
l-IV-31 
l-IV-31 
l-IV-32 
l-IV-32 
l-IV-32 
l-IV-38 
l-IV-41 
l-IV-41 
l-IV-42 
l-IV-42 
l-IV-46 
l-IV-46 
l-IV-46 
l-IV-48 
l-IV-49 
I-lV-50 
I-lV-50 
I-lV-53 
I-lV-53 
I-lV-53 
I-lV-56 
l-IV-65 
I-V-l 
I-V-l 
I-V-l 
I-V-l 
I-V-l 
I-V-2 
I-V-2 
SECTION 
VI. 
APPENDIX 
INDEX 
B. 
C. 
D. 
T ABLE OF CONTENT S (Continued) 
TITLE 
3. Connection to Internal and External 
Wire Leads. 
a. General. 
b. Thermocompression Bonding 
c. Ultrasonic Bonding 
4. Flip-chip Assembly Process . 
Types of Available Packages . 
1. General 
2. The TO-5 Type Package 
3. Flat Package . 
4. Dual-in-line Package 
Selecting a Package. 
1. General 
2. The TO-5 Package 
3. The Flat Package 
Package Assembly at the System Level 
1. General 
2. System Integration 
a. The TO-5 Package 
b. The Flat Package . 
c. Dual-in -line Package. 
THE EFFECT OF MICROCIRCUITS UPON SYSTEM 
RELIABILITY 
TYPICAL DATA SHEETS FROM VARIOUS 
MANUF ACTURERS 
ix 
PAGE 
I-V-3 
1-V-3 
I-V-3 
I-V-4 
I-V-7 
1-V-7 
1-V-7 
1-V-8 
1-V-9 
1-V-12 
1-V-13 
1-V-13 
1-V-14 
1-V-14 
1-V-14 
1-V-14 
I-V-15 
1-V-15 
1-V-15 
1-V-16 
1-VI-1 
Page Intentionally Left Blank 
LIST OF ILLUSTRATIONS 
VOLUME 1 
FAILURE ANALYSIS METHODS AND PRODECURES 
FIGURE TITLE 
1-1. An Illustration of the Process Steps in the Manufacture of 
1- 2. 
1- 3. 
1- 4. 
1- 5. 
1- 6 . 
1 - 7. 
1-8. 
1- 9. 
1-:10. 
1 - 11. 
1-12. 
1 - 13. 
1 - 13. 
1-14. 
1 - 15. 
1-16 . 
1-17. 
1- 17. 
1- 18. 
1- 19. 
1- 20. 
1- 2l. 
1- 22. 
a Monolithic Microcircuit- from Silicon Ingot to 
Finished Product 
Microcircuit Dielectric Isolation 
Photoreduction Process 
Fabrication Flow of a Monolithic Microcircuit 
Triple-diffused Structure . 
Quad- diffused Structure 
Single-Epitaxial Structure. 
Double-Epitaxial Structure 
Simple Circuit that Illustrates Design and Fabrication 
by the DUF Process 
Set of Photographic Masks 
Production Process Steps for Diffusion Under 
Epitaxial Film 
Finished Circuit 
A Typical Monolithic P-type Diffused Resistor and its 
Principal Characteristics (Sheet 1 of 2) . 
A Typical Monolithic P-type Diffused Resistor and its 
Principal Characteristics (Sheet 2 of 2) 
P - N Diffused Junction Capacitor. 
P - N Junction Capacitor 
MOS Capacitor . 
Typical Layouts for Monolithic Transistors 
(Sheet 1 of 2) • 
Typical Layouts for Monolithic Transistors 
(Sheet 2 of 2) • 
Typical Equivalent Circuit of A Monolithic Transistor 
Monolithic Diodes . 
Input Diode Array . 
Basic Logic Circuits 
DCTL Gate . 
xi 
PAGE 
l-I-2 
I-II - 4 
l-II- 6 
l-II- 7 
l-II-8 
l-II-9 
l-II-I0 
l-II- I0 
l-II-ll 
l-II-13 
l-II-1 4 
l-II-1 6 
l-II-1 9 
l-II-20 
l-II-2 2 
l-II-23 
l-II-23 
l-II-24 
l-II-2 5 
l-II-2 7 
l-II-28 
l-II-29 
I-III -2 
l-III-3 
FIGURE 
1-23. 
1-24. 
1-25. 
1-26. 
1-27. 
1-28. 
LIST OF ILLUSTRATIONS (Continued) 
RTL Gate 
RCTL Gate 
DTL Gate Circuits. 
TTL Circuits 
ECL Gate 
Logic Elements. 
TITLE 
1-29. umber of Series 51 Gates That Can Be Connected in 
1-30. 
1-31. 
1-32. 
1-33. 
1-34. 
1-35. 
1-36. 
1-37. 
1-37. 
Series Between Clocked Flip- Flops, versus 
Frequency of Operation 
Measurement of Propagation Delay . 
AC Noise Susceptability (Noise Immunity versus 
Pulse Width) . 
Typical Output Circuit (Illustrating Noise Location) 
Transfer Characteristic of a Typical Gate 
Typical oise Immunity of Logic Gates. 
Guaranteed Noise Immunity . 
Schematic of an RCTL Gate . 
Data Sheet for a Six-input RCTL Gate (Types SN512, SN513) 
(Sheet 1 of 2) . 
Data Sheet for a Six-input RCTL Gate (Types SN512, SN513 
(Sheet 2 of 2) . 
1-38. Number of Series 51 Gates That Can Be Connected in Series 
1-39. 
1-40. 
1-40. 
1-41. 
1-41. 
1-42. 
1-43. 
1-44. 
1-44. 
Between Clocked Flip- Flops, versus Frequency 
of Operation . 
Schematic of RCTL Type R-S Flip- Flop 
(Sheet 1 of 2) . 
Data Sheet for a Typical RCTL Flip- Flop 
(Types SN510, SN511) , Sheet 1 of 2 
Data Sheet for a Typical RCTL Flip- Flop 
(Types SN510, S 511), Sheet 2 of 2 
A Typical Data Sheet for an RCTL Clock Driver 
(Type S 517 A), Sheet 1 of 2 
A Typical Data Sheet for an RCTL Clock Driver 
(Type SN517 A), Sheet 2 of 2 
Schematic of a Basic DTL Gate . 
Logic Diagram for DTL Gate 
Data Sheet for a DTL Gate (Type SN15930) Dual Four-input 
NAND/NOR Gate (Sheet 1 of 2). 
Data Sheet for a DTL Gate (Type SN15930) Dual Four-input 
NAND/NOR Gate (Sheet 2 of 2) . 
xii 
PAGE 
l-II1-3 
l-1II-3 
I-III -5 
l-II1-7 
l-II1-8 
1-III-I0 
l-II1-12 
l-II1-12 
l-1II-14 
l-II1-15 
1- 1II-16 
l-1II-17 
l-II1-18 
l - II1-27 
l - 1II-29 
l-II1-30 
l-1II-32 
1-1II-34 
1-1II-37 
l-II1-38 
l-II1-40 
1-1II-41 
l - 1II-43 
l - 1II-44 
l - II1-45 
1-1II-46 
FIGURE 
1-45. 
1-45. 
1-45. 
1-46. 
1-47. 
1-48. 
1-49. 
1-50. 
1-51. 
1-52. 
1-53. 
1-54. 
1-55. 
1-56. 
1-57. 
1-58. 
1-59. 
1-60. 
1-61. 
1-62. 
1-63. 
1-64. 
1-65. 
1-66. 
1-67. 
1-68. 
LIST OF ILLUSTRATIONS (Continued) 
TITLE 
Schematic of a DTL Flip- flop (Type SN15948) , 
Sheet 1 of 3 . 
Schematic of a DTL Flip-flop (Type SN15948), 
Sheet 2 of 3 . 
Schematic of a DTL Flip-flop (Type SN15948), 
Sheet 3 of 3 . 
Data Sheet for a TTL Gate (Type SN5420) . 
Logic Diagram for a TTL Flip-flop with J -K High 
(Type SN5473) 
Logic Diagram for a TTL Flip-flop with "JJI High 
(Type SN5473 
Logic Diagram for a TTL Flip-flop (Type SN5472) 
Logic Diagram for a TTL Single-phase J - K Flip-flop 
(SN5470) . 
Blodk Diagram for Flip- flop AC Loading 
Minimum Time T 1 Defined for Reliable" Preset" 
Operation. 
Preferred "Preset"/Clock Phase Relationships 
Redundancy Hookup for Unused Inputs 
Effect of Network Complexity on Cost per 
Circuit Function. 
Increase of Component Density with Time 
N-type (Emitter Diffusion) and P-type (Base Diffusion) 
Resistors. 
Typical Normalized Resistance versus Temperature. 
Temperature-compensated Amplifier 
Diffused Resistor Model . 
Integrated Diffused Capacitor. 
Relationship Between Diffused Capacitance and 
Reverse Bias Voltage 
The Five Possible Diode Configurations Offered by the 
Diffused Transistor. 
Decrease in Cost of Typical Linear Microcircuits Due 
to Technological Advances. 
Discrete versus Monolithic Linear Circuit. 
Discrete versus Monolithic High-Gain Stage 
A Phase Shift Oscillator That Uses The Distributed 
Parasitic Capacitance of Diffused Resistors to 
Form Its Phase Shift Network. 
Differential Portion of Operational -Differential 
Amplifier (SN526, Texas Instruments) 
xiii 
PAGE 
1-III- 48 
1-III- 49 
1-IIT- 50 
1-III- 52 
1-III- 54 
1-III- 57 
1-III- 58 
1-III- 60 
1-III- 72 
1-III- 72 
1-III- 74 
1-lII- 76 
· 1-IV-4 
· 1-lV-5 
· 1-IV-6 
1-lV-8 
1-lV-9 
1-lV-9 
1-lV-12 
1-lV-14 
1-lV-15 
1-IV-18 
1-IV-19 
· 1-lV-21 
1-lV-22 
1-lV-33 
FIGURE 
1-69. 
1-70. 
1-71. 
1-72. 
1-73. 
1-74. 
1-75. 
1-76. 
1-77. 
1-78. 
1-79. 
1-80. 
1-81. 
1-82. 
1-83. 
1-84. 
1-8 5. 
1-86. 
1-87. 
1-88. 
1-89. 
1-90. 
1-91. 
1-92. 
1-93. 
1-94. 
1-95. 
1-96. 
1-97. 
1-98. 
1-99. 
1-100. 
LIST OF ILLUSTRATIONS (Continued) 
TITLE 
Simplified Version of First Stage of SN526 . 
Darlington-input Pair from First Stage of SN526 • 
Second Stage of SN526 . 
Common-mode Feedback Amplifier of SN526 . 
Class-B Power-output Stage of SN526 . . 
Crossover Distortion, SN526. 
Differential Amplifier (CA3 000, RCA) . 
Gain-stage Biasing Network of CA3000 . 
The Four Possible Modes of Operation for the CA3000 
Variation of Single-ended Voltage Gain with Change of 
dc Voltage Applied to Terminal No.2 (CA3000) 
Schematic of Differential Comparator (/lA 711, Fairclrild) 
Window Discriminator (Simplified Schematic, /lA 711) 
Interpretation of Vom . 
Closed-loop Differential Amplifier 
Interface Parameters . 
Frequency Response 
Attenuation and Phase Shift for 1/ (1 + jf/ fo) 
Open-loop Voltage and Phase Shift . 
Peaking as a Function of Phase Margin. 
Amplifier Rolloff 
Thermocompression Ball Bonding 
Thermocompression Stitch Bonding . 
Ultrasonic Bonding. 
View of TO-5 Type Package with Cap Removed 
Profile and Plan Views of Metal Flat Pack 
(Texas Instruments). 
Photograph of Metal Flat Pack (Texas Instruments) 
Plan View of Glass-Metal FI~t Pack (Signetics) 
Photograph of Glass- Metal Flat Pack (Signetics) 
Plan View of Ceramic Flat Pack (Fairchild) 
Photograph of Ceramic Flat Pack (Fairchild) . 
Photograph of Dual-in -line Package (Texas Instruments) 
Microcircuit Mech-Pak Carrier. 
PAGE 
1-IV-34 
1-IV-35 
1-IV-36 
l-IV-36 
1-IV-39 
1-IV-40 
1-IV-41 
1-IV-43 
l-IV-44 
1-IV-45 
1-IV-47 
l-IV-48 
I-lV-51 
I-lV-53 
I-lV-55 
I-lV-57 
I-lV-59 
· 
1-IV-61 
1-IV-62 
· 
l-IV-63 
I-V-5 
I-V-6 
I-V-7 
I-V-8 
I-V-9 
I-V-I0 
1-V-I0 
· , 
I-V-ll 
I-V-ll 
I-V-12 
1-V-13 
I-V-15 
LIST OF TABLES 
VOLUME I 
APPLICATION OF MONOLITHIC MICnOCIRCUITS 
TABLE TITLE 
1- 1. Structure Characteristics of Basic Types of 
1- 2. 
Monolithic Microcircuits 
Monolithic Microcircuit Logic Families 
(From EDN, 1966 Semiconductor Annual) 
1- 3. A Guide for the Selection of a Microcircuit Logic Family 
1- 4. 
1- 5 . 
1- 6. 
1- 7. 
1- 8. 
1- 9. 
1- 10. 
1- 11. 
1- 12. 
1- 13. 
1- 14. 
1- 15. 
1- 16. 
1- 17. 
1- 18. 
1- 19. 
(Based on System Primary and Secondary 
Requirements) 
Truth Tables for RCTL Gate. 
Truth Table for Type R-S Flip-flop 
Recommended Loading Combinations for Series 
51B Gates,SN518B, and SN5191B 
Recommended Loading Combinations for Series 
51B Flip-flops 
Typical Monolithic Transistor Speeifications . 
Absolute Maximum Current, Voltage, and Temperature 
for Operational Amplifiers, Differential Amplifiers 
and Comparators 
Power Supply Parameters for Operational Amplifiers, 
Differential Amplifiers and Comparators 
Static Input Parameters for Operational Amplifiers, 
Differential Amplifiers and Comparators 
Static Input Parameters of an Operational Amplifier 
Dynamic Parameters of an Operational Amplifier 
Static Input Parameters of a Differential Amplifier 
Dynamic Parameters of a Differential Amplifier . 
Static Input Parameters of a Differential Comparator 
Dynamic Parameters of a Differential Comparator 
Possible Modes of Operation. 
Circuit Performance Factors (RCA Note 5030) 
xv 
PAGE 
1-II-17 
1-III - 21 
T- III - 25 
I-III -28 
1-III -35 
1-III -37 
I-III --B8 
1-IV-ll 
1-IV-24 
1-IV-25 
1-IV-25 
1-IV-26 
1-IV-26 
1-IV-27 
1-IV-28 
1-IV-29 
1-IV-30 
1-IV-42 
l-IV-43 
SECTION I 
INTRODUCTION 
During the past decade, the circuit designer has gained much greater flexibility 
through the use of semiconductor devices, enabling him to "design-in" additional prod-
uct features. Monolithic circuits, even more so, represent an explosion of possibilities 
for: 
• Achievement of extreme savings in overall s ystem cost. 
• Reduction in the number of connections. 
• Reduction of m~ntory . 
• Great increase in system reliability . 
• Impro\{ed maintainability. 
Today , the prospect of' reducing system cost while increasing system reliability and 
decreasing overall s ystem size is causing a tremet}.dous effect in the consideration of 
integrated electronics in product design. 
Included in "integrated electronics" are many types of microminiature electronic 
devices, and the leading one within the industry today is the monolithic microcircuit. 
Monolithic microcircuits are complete electronic subassemblies that contain several 
active and passive components within a common solid body or substrate. 
The first commercially available microcircuit was produced in 1960. Since then, 
monolithic microcircuits have revolutionized the semiconductor industry. The services 
of many skillful specialists are required to deSign, produce, and use the small com-
plex devices. The highly refined process of manufacturing monolithic microcircuits 
is outlined in the following list and illustrated in Figure 1-1. 
• Growth of a single-crystal silicon ingot. 
• Slicing the ingot into wafers. 
• Polishing and finishing the wafers. 
• The multistep process of diffusing the individual components and 
connecting them into the desired circuit. 
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Figure 1-1. An Illustration of the Process Steps in the Manufacture of a 
Monolithic Microcircuit-from Silicon Ingot to Finished Product 
• Separation into individual circuit die. 
• Assembling the circuit die into packages. 
The individual microcircuit die is very small and is inconvenient to test and handle. 
The die is therefore encapsulated in some type of housing for protection as well as 
for ease of handling. 
There are two categories of monolithic microcircuits-digital and linear. Digital 
microcircuits can be divided into a few family groups, such as: 
• Resistor-transistor logic (RTL). 
• Resistor-capacitor-transistor logic (RCTL) . 
• Diode-transistor logic (DTL). 
• Transistor-transistor logic (TTL). 
• Emitter-coupled logic (ECL). 
Within the linear category, there are operational and differential amplifiers and dif-
ferential comparators, plus many possibilities for highly specialized devices. Only 
the more common amplifiers and comparators will be discussed in this handbook. 
In a typical application of monolithic microcircuits, a large portion of the total 
system consists of packaged microcircuits. Thus, the manufacturer of such a system 
will acquire a close familiarity with the basic techniques required for successfully de-
signing with monolithic microcircuits. This familiarity, coupled with his own unique 
methods and refinements, will enable him to achieve an appreciable reduction in design 
costs, manufacturing costs and checkout time. 
This volume of the Handbook will describe: 
• Methods used in monolithic construction. 
• The available monolithic microcircuit types. 
• The available packages for microcircuits. 
Application information and selection guides also will be presented. 
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SECTION II 
MONOLITHIC MICROCIRCUIT CONSTRUCTION 
A. GE ERAL 
This part of the Handbookprovides descriptions of the fabrication techniques used 
to manufacture monolithic microcircuits . Al so provided is a brief discussion of the 
basic monolithic microcircuit structures (i. e., tripl e - and quad-diffused, double ep-
itaxial) and a description of the step-by-step process of diffusion under the epitaxial 
layer. Then, the characteristics and capabilities of monolithic microcircuit compo-
nents will be discussed. 
B. FABRICATION 
The starting point in the manufacture of any semiconductor device is the making 
of a single crystal of material. For monolithic microcircuits, a silicon crystal is 
grown by the Czochrolski method. The high purity silicon is placed in a quartz crucible 
and melted by RF induction heating . Then, a small, specially prepared seed crystal 
is lowered into the molten silicon and slowly rotated and pulled upward. Under care-
fully controlled conditions, additional material in the form of a large cylindrical crys-
tal is grown on the seed. 
Either during the growing of a single crystal, or later by means of high-temper-
ature solid/ gas reactions (diffusion), impurities can be incorporated into the otherwise 
ordered structure of the single crystal. The crystal is sliced with a diamond saw into 
many wafers, each a few thousandths of an inch thick . Each crystal contains from 10 
to 100 wafers. Each wafer has the potential for being subdivided into 100 to 600 indi-
vidual circuits 40 to 60 mils square. The wafers, or slices, are then lapped flat by 
using a very fine grit abrasive, and then chemically etched to form a finished wafer 
that has an extremely smooth surface. 
The most popular basic process for the manufacture of monolithic microcircuits 
is planar oxide-masked diffusion. The various steps in this process will now be de-
scribed. 
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1 . Oxidation 
An inert, stable layer of silicon dioxide (Si02) is grown on the previously 
described silicon wafer. This is accomplished by placing the silicon wafer in an 
oxidizing atmosphere at an elevated temperature. The oxide, composed of atoms from 
the silicon substrate and oxygen atoms from the oxidizing media, acts as a protective 
coating for the clean bulk silicon. Sinc~ (ne of the basic requisites for semiconductor 
reliability is an uncontaminated silicon surface, the oxidation represents a very im-
portant part of monolithic microcircuit fabrication. Numerous cleaning steps are in-
corporated during the process to maintain the cleanliness of the wafer. 
2. Oxide Removal 
Since Si02 will prevent the diffusions of various atoms into silicon, it 
is necessary to provide access through the oxide for the diffusion to take place. By 
means of a photolithographic process, definite patterns of "windows" or trenches are 
cut through the oxide to the silicon substrate. A light-sensitive, plastic-like material 
is applied uniformly to an oxidized slice. Patterns are formed in the photosensitive 
material by the action of light exposed through a black and white photographic mask 
which defines the desired pattern. Material under the transparent areas of the mask 
is hardened, while material which was under the opaque mask areas, in the shape of 
the areas to be etched, remains unreacted and susceptible to solvent attack. Washing 
in a developer solution removes the unreacted plastic-like material, leaving a pattern 
of Si02 surrounded by hardened areas of the photosensitive compound. Exposure to 
a solution of hydrofloric acid causes the Si02 to be dissolved from pattern areas. The 
Si02 beneath the coating remains unchanged. Removal of the protective material with 
suitable solvents provides an oxidized slice with discrete openings in the oxide to the 
silicon substrate. This procedure is repeated several times during the manufacture 
of silicon monolithic microcircuits and is referred to as "1st oxide removal (OR)," 
"2nd OR, " etc. 
3 . Diffusion 
After the pattern areas have been opened in the Si02 , the wafer is ready 
for the diffusion of the different N or P areas of the individual components. For 
example, to diffuse an N-type region in a P-type substrate, the wafer is placed in a 
high -temperature furnace with a phosphorus oxidizing atmosphere. Phosphorus atoms 
are diffused in the silicon wafer at the open areas of the Si02 , and those areas of the 
wafer protected by Si02 are not affected. The same procedure is used to construct a 
P-type area within a wafer. In this case, the wafer is placed in a high -temperature 
furnace with a boron-oxidizing atmosphere. Since the diffusion is performed in an 
oxidizing atmosphere, a new oxide layer is grown over the entire wafer, covering the 
previous open areas. The wafer is masked and etched after each diffusion, to provide 
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openings in the oxide for the next diffusion. When scheduling any diffusion step, the 
subsequent processing step must be considered, since the temperature and time re-
quired to diffuse the additional steps will cause further diffusion of the previous steps. 
Diffusion into the silicon occurs in a horizontal as well as a vertical direction, always 
leaving the actual PN or NP junction covered by the oxide. It is the protective oxide 
covering that assures contamination -free, oxide-stabilized junctions. 
4. Epitaxy 
A gas-phase reaction, called "epitaxy," can be used to deposit silicon 
on the surface of an exposed silicon single crystal. With proper control, the new 
deposit will also be single-crystal in orientation and can even be doped during growth. 
Since the reaction takes place quickly compared to a diffusion, the previously doped 
region is virtually undisturbed, and a llsharp" transition can be produced by the epi-
taxy technique. 
The process of epitaxial crystal growth is basically one of placing silicon 
atoms, usually by a chemical reaction, on the surface of a silicon slice at high tem-
perature. The atoms wander about the surface until a suitable nucleation point is 
found, at which time they orient themselves wi th respect to the substrate-crystal 
lattice. In this way, a single crystal film grows wi th the same orientation as the 
substrate. 
In the standard epitaxial process, silicon is heated in a high-temperature 
reactor in the presence of hydrogen and silicon tectrachloride. The reaction occurs 
and a single-crystal silicon layer of the same orientation as the substrate is deposited 
on the slice. If an impurity is added to the silicon tectrachloride, this will be incor-
porated in the film, and by adding more or less impurities of different types, P- and 
N -type layers of different resistivities may be formed. 
5. Isolation Techniques 
Isolation is a basic concept used in monolithic construction to electrically 
separate the individual circuit components. The reverse-biased PN junction is the 
most common method for achieving isolation, but it is somewhat inadequate for high-
frequency circuits where junction capacitances become important. The PN junction 
also tends to suffer from dc effects such as junction leakage, inversion layers, and 
unwanted transistor and PNPN effects. 
In the triple-diffused method, impurities are selectively introduced from 
one side, thus forming the collector of an isolated transistor. The collector-to-
substrate PN junction is kept back-biased during circuit operation to provide isolation 
from other components. 
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Several isolation methods are used for the epitaxially fabricated circuits. 
They consist of diffusing through the epitaxial layer to the substrate, using the same 
type impurities as the substrate. Although the diffusion method for isolation is widely 
used, it does not provide complete isolation. Many new techniques for isolation are 
being investigated; however, most methods are not yet practical for high volume pro-
duction. 
One new isolation method, which will be discussed, is shown in Figure 1-2. 
The dielectric isolation uses a thin layer of Si02 to provide isolation between compo-
nents and substrate. A high concentration of N -type impurities is diffused into the 
-type starting material,and this results in an N+ layer. This W region will ultimately 
serve to reduce the saturation voltage of the finished devices. Grooves are then etched 
in the slice to form islands of N+ covered N-type regions. ext, an oxide is grown 
over the entire silicon surface, followed by the deposition of a thick polycrystalline 
silicon layer. This thick (10 mils) poly crystalline layer is lapped to remove any sur-
face irregularities and to furnish a smooth reference plane from which to lap the other 
side; i. e., the original single-crystal material. Accurately controlled lapping of the 
single-crystal/side will leave islands of the original material, with their buried high-
conductivity layer completely isolated from one another by the oxide layer. The 
polycrystalline material serves merely as a carrier for these islands. 
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The dielectric-isolation method has its practical limitations, however, par-
ticularly in the degree of sophistication required of the lapping process to adequately 
control the out-diffusion effects mentioned earlier. To provide a reliable circuit, it 
is important that the circuit designer be aware of the processing difficulties in all 
methods so that a reasonable performance-yield compromise can be reached. 
6 . Photo Masks 
The beginning of the circuit function that is to be produced in monolithic 
form is the design and layout of a group of photographic negatives (photo masks). The 
photoprocessing of the negatives is a vital part in manufacturing high perforl11.ance 
complex microcircuits. It is estimated that a large percentage of all yield losses 
are due either directly or indirectly to photoresist flaws. 
The number of steps needed to produce one mask is illustrated in Figure 1-3. 
The original artwork is accurately fabricated by scribing a commercially available 
sandwich of opaque and translucent material. After cutting, the opaque portions are 
stripped off, leaving a replica of the final pattern. This artwork is prepared at 150-
to-1000 times final size to minimize any possible layout errors and cutting deviations. 
The reduction to the final size is accomplished by several photo reduction steps. Ac-
urate step-and-repcat machines are used to layout many identical patterns to cover 
he entire wafer. 
In summary, the fabrication of monolithic microcircuits involves two sep-
arate and distinct parts. One part involves the control of the depth and vertical dimen-
sions normal to the surface-that is, the circuit process, such as epitaxial layer and 
diffusion . The other part involves the layout and design of the photo masks, and the 
xide removal process which defines the horizontal dimensions through which the dif-
usion (vertical) steps will be accomplished. The interplay between these two parts 
f the fabrication procedure is illustrated in Figure 1-4. 
STRUCTURES 
1. General 
There are several basic structure types that are used in the fabrication of 
onolithic microcircuits. They range from the relatively simple triple-diffused 
tructure to the more complex epitaxial structures. Five major types of structures 
vill be discussed and a comparison of some of their advantages and disadvantages 
vill be presented. 
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Figure 1-4. Fabrication Flow of a Monolithic Microcircuit 
2. Triple Diffused 
The triple-diffused structure was the first planar type used to build micro-
ci rcuits . The process consists of three sequential diffusion cycles. For the first cycle, 
a silicon dioxide l ayer is grown on a P - type substrate . The dioxide layer is selectively 
etched to provide openings for the collector diffusion. Then, the wafer is subjected to 
an N-type diffusion to form the collector region for transistors, as well as isolation 
regions for resistors, diodes, and capacitors . During the diffusion a new silicon 
dioxide layer is grown over the entire wafer . Prior to the second diffusion cycle, the 
new Si02 layer is selectively opened to permit diffusion of the P - type base region. 
The wafer is then subjected to a P - type diffu sion . Again the newly grown Si02 layer 
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is opened for diffusion of the emitter region,and the diffusion process is repeated to 
form the N-type emitter. Once more, openings are etched in the Si02 layer to provide 
contact areas for connecting together the individual components. Then, the entire 
silicon slice is covered with a metal film by means of a vacuum evaporator. By 
using photoetching techniques similar to those used for oxide removal, the unwanted 
metal is removed, leaving a metal interconnecting pattern. 
The NPN transistor is shown in Figure 1-5, along with a PNP transistor. 
In the triple-diffused structure, common collector (substrate) PNP transistors are 
formed by the first two diffusions of N and P for the PNP base and emitter,respec-
tively. 
3. Quad Diffused 
The quad-diffused technique is very similar to the triple-diffused tech-
nique, except for the addition of another diffusion cycle. By starting with N-type 
substrate, the quad-diffused technique produces both isolated NPN and isolated PNP 
transistors (Figure 1-6). 
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Figure 1-5. Triple-diffused Structure 
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Figure 1-6. Quad-diffused Structure 
4 . Single- Epitaxial Film 
The simplest of the epitaxial transistor structures is the single-epitaxial 
film. Isolated NP T transistors are formed by first growing an -type epitaxial film 
on a P-type substrate, diffusing a deep P-type ring through the N film to isolate the 
transistor, and making two successive diffusions for P-type base and N -type emitter 
(Figure 1-7). Transistors formed using this process have significantly lowe r Res 
than that obtained with the triple-diffused process. This results because the epitaxial 
collector has fairly constant N -dopant concentration across its entire depth, whereas 
the triple-diffused collector has fairly high N - concentration at the surface but is 
considerably lower at the base-collector junction. 
5 . Double-Epitaxial Film 
The double-epitaxial structure is very similar to the single - epitaxial 
structure, except that an W film is grown on the P-type substrate and then an f\' -type 
layer is grown on the W layer (Figure 1-8). Isolation of the components is provided by 
deep-diffusing a P-type ring to the P substrate, through both the J and N+ films. A 
P-base and an W emitter are successively diffused into the isolated collector region. 
An area is also diffused at the collector contact area to penetrate the top N -film 
and make contact to the N+ film. The double-epitaxial technique produces transistors 
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Figure 1-7. Single-Epitaxial Structure 
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Figure 1-8. Double-Epitaxial Structure 
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with a lower RCS than the single-epitaxial technique. However, the double-epi
taxial 
process requires a very deep P-isolation diffusion through the two epitaxial lay
ers. 
This is time-consuming, and due to the wide isolation region, it increases the 
nec-
essary bar size. 
6. Diffusion Under Epitaxial Film 
a. General 
The diffusion-under-the-epitaxial-film (D F) process is essentially 
the same as the double-epitaxial process, except that the N+ region is diffused 
into 
the aifected regions instead of growing an N+ epitaxial layer. The DUF proces
s is 
becoming widely used in large-scale production of monolithic microcircuits. T
o 
illustrate the manufacture of silicon monolithic microcircuits, the fabrication o
f the 
simple circuit shown in Figure 1-9 will be discussed, using the DUF process as
 the 
basic structure type. 
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b. Fabrication of a Simple Circuit 
After the desired circuit has been designed, a photographic mask is 
prepared for each of the required manufacturing steps. A set of masks needed for 
fabrication of the circuit of Figure 1-9 is shown in Figure 1-10. (Actually, these masks 
are reproduced for each circuit on the wafer.) The shaded portion represents areas 
of the oxide or metal that will be chemically removed, whereas, the light areas will be 
covered with photoresist material and will not be removed during the etching process. 
The fabrication process begins with a slice from a silicon crystal . 
The basic wafer or slice is a P-type material with a resistivity of 5-to-15 ohms - cm. 
The entire slice is covered with a layer of Si02 . (Refer to Section II-B.) The first 
oxide removal (1st OR) mask is used and windows are chemically etched in the 
Si02 layer for the buried-layer diffusion; see Figure l-11(a). The slice is placed in an 
oxidizing atmosphere with an N -type dopant. There, N+ regions are diffused in the 
P substrate, directly under the future transistors' collector areas, to provide a very 
low resistivity material; see Figure l-11(b). Next, the entire layer of Si02 is removed 
from the slice b¥ etching with hydrofloric acid. 
An N- type epitaxial layer is grown over the P substrate and W 
regions by placing the slice in a high-temperature reactor, in the presence of hydro-
gen and silicon techrachloride with N-type impurities. After the epitaxial layer has 
been grown, a layer of Si02 is grown on the surface of the slice as before, providing · 
a protective coating for the remaining manufacturing process steps j see Figure l-11(c). 
The remaining process steps are similar to the single and double-
epitaxial process steps. Using the 2nd OR mask, areas are chemically etched 
through the Si02 for isolation diffusion; see Figure l - 11(d). Next, the slices are placed 
in a high-temperature furnace with an oxidizing atmosphere containing a P-type 
dopant. This isolation diffusion is the deepest and longest diffusion of the process, 
since it must penetrate the -type epitaxial layer. A typical P-type isolation dif-
fusion using boron requires a temperature of approximately 1200°C for about 20 hours. 
One of the advantages of the DUF process over the double-epitaxial process is that 
the isolation diffusion does not have to diffuse through the + layer. As shown in 
Figure 1- 11(e), the isolation diffusion forms isolated N-type areas which will be 
collectors for transistors and will also provide electrical isolation for the other com-
ponents. As with the other diffusion steps, the oxygen atmosphere in the furnace re-
oxidizes the cut-out areas of the slice surface and seals them against contamination . 
The silicon slice is again selectively masked using the 3rd OR mask, and is chem-
ically etched to provide openings in the Si02 for the next diffusion; see Figure 1- 11(f). 
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The next diffusion use s a boron source in a manner similar to that 
described for the isolation diffusion, except that the temperature is lower. During 
th is diffusion step, the transistor ' s base, the diode's anode, and the resistors are 
fabricated; see Figure l-11(g). The base diffusion requires much better process controls 
than the preceding diffusion, since the diffusion depth and surface concentration are 
important. To obtain better control, the base diffusion is always a two-step process. 
The process consists of predepositing the impurities into the open areas, and then 
these impurities are "driven-in" during the next step . The base- diffusion provides 
sheet resistivities of about 100 to 200 ohms/ square. During the diffusion step, another 
l ayer of Si02 is simultaneously grown over the slice. The 4th OR mask is used to 
provide areas in the Si02 for the next diffusion; see Figure l-11(h). 
During the transistor-emitter diffusion, the diode cathodes and 
enhanced collector contacts are fabricated; see Figure l-11(i). Also, when needed low-
value diffused resistors are made for crossover pOints . These crossover points are 
used to intraconnect components in large circuits and arrays and are referred to as 
"tunnels." The diffused regions are heavily doped with N -type impurities to provide 
low resistivity (2 to 3 ohms / square) . The diffusion depth for this step must also be 
held to a close tolerance. A typical emitter diffusion, using phosphorus, occurs at a 
temperature of between 1000°C and 1100°C. 
After the emitter diffusion, a complete layer of Si02 is grown over 
the slice to provide sufficient oxide thickness for surface protection. This completes 
the manufacturing process of the individual components of the circuit. The components 
now must be intraconnected to provide the desired circuit. The last oxide removal, 
or 5th OR mask, is used to open contact areas in the Si02 for each component, and 
for the isolation or substrate; see Figure l-11(j). The slice is then placed in a high vacuum 
chamber containing a metal evaporator. The evaporated metal is depOSited evenly 
over the entire surface of the slice. Aluminum is most frequently used for the pro-
cess; however, other metals have been and are being used, such as chromium, gold, 
silver, and nickel. The metal is selectively etched by a process similar to oxide 
etching, which leaves a pattern of intraconnections between the circuit components. 
The finished circuit, intraconnected, ready for mounting in a package and for connec-
tion to the package leads, is shown in Figure 1-12. 
Up to this point in the manufacture of a monolithic microcircuit, 
only a small portion of the final cost of an individual circuit has been realized. The 
remaining manufacturing steps and the testing requirement represent a large portion 
of the total circuit cost . Because of this, extensive electrical testing is performed 
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on the components, using an automatic multipoint probe. This automatic te ster is 
computer controlled and performs several hundred electrical tests within a few 
minutes. Circuits not meeting the electrical tests are automatically marked and 
discarded. 
The previous discussion has described the basic steps in the manu-
facture of monolithic microcircuits. There are many other necessary steps. Many 
process controls and quality assurance tests are performed during the process in 
order to provide a reliable circuit with the desired characteristics. Typical char-
acteristics of each of the basic monolithic microcircuit structures are summarized 
in Table 1-l. The relative basic material cost is included for a comparison of the 
different processes; however, the material cost represents only a small part of the 
total device cost. The basic slice for the triple- and quad-diffused structures can be 
supplied by a semiconductor-material manufacturer more easily than the epitaxial 
structure. 
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Table 1-1. Structure Characteristics of Basic Types of 
Monolithic Microcircuits 
Relative Cost Transistor 
Structure of Rcs Other Device Characteristics 
Material (Q) 
Triple Diffused X < 100 • P P beta-to-substrate- >1. 
Quad Diffused X < 100 • Isolated PNP and NPN transistors 
on single chip. 
Single Epitaxial 5X < 5 0 • Uniform collector concentration-
lower Rcs than triple diffused. 
• PNP beta-to-substrate- >1. 
Diffusion Under lOX < 10 • High breakdown voltage. 
Epitaxial • PNP beta-to-substrate- < < 1. 
Double Epitaxial lOX < 10 • Breakdown voltage less than 
diffusion under the epitaxial. 
• PNP beta-to-substrate- < < 1. 
D. COMPONENTS OF MONOLITHIC MICROCIRCUITS 
1. General 
The individual components of a monolithic microcircuit are somewhat dif-
ferent than discrete components. The components are cOlmected together by back-
biased isolation diodes. These diodes limit both the maximum voltage that can be ap-
plied to the components and the frequency response of the circuit. The active compo-
nents, diodes and transistors are similar to discrete devices, except for the isolation 
diodes. However, the monolithic resistors and capacitors are quite different from 
their discrete counterparts. There are many variations of monolithic components 
used in industry , and the technology is changing and advancing monthly . A few of the 
monolithic components will be presented. The discussion will be based on their topo-
logical configurations and equivalent circuits. 
2. Resistors 
The monolithic resistor is a positive-temperature-coefficient semiconduc-
tor resistor. Monolithic resistors are made from silicon material, whereas, discrete 
resistors are made from materials such as carbon, metal film or wire. Monolithic 
resistors can be produced during either the base- or emitter-base-or emitter-diffusion 
process. Usually, resistors are fabricated during the base-diffusion step by diffusing 
a thin layer of P-type material into an isolated N -type region. The emitter-diffusion 
step is used to obtain a low-value resistor. 
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Since the resistor diffusion is the base diffusion of transistors, a some -
what limited compromise is made between the desired transistor characteristics and 
the necessary sheet resistivity. In some cases, it is necessary to adjust the process 
to obtain the desired transistor characteristics, and then afterwards to make another 
layout of the resistor topological pattern. Some manufacturers perform separate base 
and resistor diffusions. By doing this, it is possible to hold the transistor charac-
teristics and to vary the resistor values to obtain a different resistor power transis -
tor switching-time relationship. A typical P-type diffused resistor is illustrated in 
Figure 1-13. 
The P-type, base-diffused resistors have sheet resistivities of about 100-
to-200 ohms / square. The resistance is given i n ohms / square (Q/D) , because this, 
typically, is the most useful way of specifying a given resistance. This measurement 
unit means that, measured between two opposite edges, a square of material will have 
a given resistance that is independent of the dimensions of the square . 
The monolithic resistor model is a complex equivalent circuit, as shown 
in Fig;ure 1-12. There is a significant capacitance to substrate, and a parasitic -distrib-
uted transistor from the resistor through the isolation region to the substrate. The 
parasite transistor produces a leakage current from the resistor t o the substrate . 
At high frequencies, it becomes important to consider the distributed capacitance 
effect of the resistor. Resistors of relatively small cross section (0 . 5 mil) exhibit 
considerably less capacitance than wider resistors of equivalent value . This capaci-
tance varies from 0.75 pF for a O. 5-mil resistor to 3.0 pF for a I - mil resistor of 
the same value. 
The diffused resistors usually do not have precision values. Their absolute 
values vary , typically , by 20 percent, and they may vary as much as 50 percent, al-
though resistance ratios on any single bar are usually within 2 percent. The tempera-
ture coefficient is typically 1200-to-1600 parts - per - million -per-degree centigrade, 
but the resistance ratio of 2 percent will be maintained over a temperature range of 
100°C. The temperature coefficient is a function of sheet resistance, as shown in 
Figure 1-13. 
3. Capacitors 
The capacitors used for monolithic microcircuits differ considerably from 
their equivalent counterparts in discrete components. Two basic types of capacitors 
are used in monolithic microcircuits . One type is a back-biased PN junction which 
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provides a high capacity per unit area and requires no additional process steps. The 
other type is a metal-oxide-semiconductor (MOS) capacitor; its characteristics are 
closer to those of the discrete capacitor. 
The simplest method for manufacturing diffused capacitors is to use 
the base-collector diffusion to obtain a PN junction (Figure 1-14). This type of capacitor 
is pol arized, and the depletion region actually serves as the dielectric between the two 
plates. The width of the depletion region is a function of the reverse bias across the 
junction, thus forming a voltage- sentive capacitor. With zero bias applied, the deple-
tion region is extremely narrow and creates a relatively high capacitance. 
The equivalent circuit for the PN junction capacitor is shown in Figure 1-14. 
Its limitations consist of a series resistor and a shunt parasitic capacitor (C1). The 
ratio between C and C1 ranges between 5- to-1 and 2- to-l. The available capacity is 
about O. 2-to-0 . G pF /square mil. The capacity can be increased to about 1 pF /square 
mil by using the emitter diffusion step. This type of PN junction capacitor is shown 
in Figure 1- 15, and its equivalent circuit is similar to the one shown in Figure 1-14. 
This capacitor is composed of a single P-type plate, which is the base 
diffusion, and two outside plates, which consist of the N- collector region for the lower 
plate and the T -emitter region for the upper plate . The two outside plates are elec -
trically shorted together during the diffusion process, thus providing two parallel, 
back- biased junctions with about twice the capacitance of one junction. The collector-
base capacitor has a relatively high breakdown voltage (about 50 V), whereas, the 
other P J junction capacitor has a breakdown of about 9 V. 
The other type of capacitor used in monolithic microcircuits, the MOS 
capacitor, uses the silicon dioxide as the dielectric. The two plates consist of the 
low-resistivity, emitter-diffusion region and the intraconnection-metalization (usually 
aluminum) . The cross section view and equivalent circuit for the MOS capacitor is 
shown in Figure 1-16. 
The MOS is a nonpolar device and if not voltage sensitive. It has a maxi-
mum working voltage of approximately 20 V and a capacity of about 0.3 pF /square 
mil of metalized area. It has less shunt capacitance to substrate than the P T junction 
capacitor . The MOS capacitor usually requires an extra process step to control the 
dielectric thickness, and for a given capacitance requires more die area. 
4 . Transistors 
Many types of monolithic transistors are available. Several layouts of 
monolithic transistors are shown in Figure 1-17-. This is partially the result of the 
variety of circuit-function requirements and the variations in topographical layout 
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and process design. Monolithic transistors are no more expensive to fabricate than 
other components, and in some cases are less expens ive; they offer a better circuit 
function, lower power dissipation, and better drive capabilities. As an example of 
the advantage of using monolithic transistors instead of capacitors, a monolithic flip-
flop may contain as many as 30 transistors, offering a functional capability not ob-
tainable from a design based on discrete components . The superior functional capa-
bility is gained from the inherent matching of transistor characteristics which occurs 
between monolithic transistors on the same die. As with monolithic resistors, t ran-
sistor characteristics are matched within five percent maximum,and they will hold 
this tolerance across the specified temperature range . 
Monolithic transistors have some di-sacivantages , but new concepts have 
minimized these to a useable level. For instance, the parasitic capacitance of the 
collector, due to the collector-to-substrate PN junction, limits the frequency response 
of the circuit . New isolation techniques and smaller geometry are providing circuits 
with frequency response greater than 100 MHz. Another disad\'untage is the high col-
lector-saturation resistance . A monolithic transistor has a saturation resistance of 
10 to 100 Q, compared to 5 to 20 Q for discrete transist~ 
The majority of monolithic transistors are NPN type, but in some circuits 
(linear for example) it is desirable to have PNP transistors . In triple- diffused and 
epitaxial structures, a PNP transistor can be obtained by using the substrate as a 
collector; however, this limits its use, since the substrate is connected to the lowest 
potential. This type of PNP transistor can only be used in an emitter-follower appli -
cation. The quad-diffused structure provides an isolated PNP transistor and is used 
for several linear circuits. In both cases, the resultant PNP transistors have low 
betas. A typical equivalent circuit for a monolithic transistor is shown in Figure 1- 18 . 
5. Diodes 
It is most economical to form diodes , as well as other components, during 
the diffusion steps used to form transistors. Therefore, diodes are fabricated by 
using either the base - to-collector or the base-to-emitter PN junction. 
A diode formed by the base-to-collector junction has a high-breakdown 
voltage (approximately 50 V) and a storage time as high as tenths of microseconds. 
This type of diode is illustrated in Figure 1- 19(a}. The emitter can be shorted to the 
base or not diffused- in during the process . 
The base - to-emitter diode has a rel atively low-breakdown voltage (5 to 6 V) 
but provides a high-speed, low - conductance diode . The base-to-emitter diode is 
illustrated in Figure 1-19(b} , with the collector area unconnected . 
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The conductance of any monolithic diode is less than that normally asso-
ciated with a conventional diode, because of the higher bulk - resistance associated 
with the upper contact of the collector or because of the nonoptimum diffusion schedules 
that are '..lsed to form the diodes. 
A multipl e diode array, commonly used to provide DTL gate inputs, is 
shown in Figure 1- 20. The collector and emitter are shorted together during the dif-
fusion process. The diodes' anodes are shorted together with the metallization. The 
multi - emitter transistor can be used as a diode array by shorting the base to the 
collector. 
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SECTION III 
DIGIT AL MONOLITHIC MICROCIRCUITS 
A. LOGIC CIRCUIT FAMILIES 
1. General 
The basic logic functions can be performed with different combinations of 
the OR, AND, and NOT circuits shown in Figure 1-2l. System design with these circuits 
is tedious, since each level must be uniquely designed. To employ a standard design 
approach (imperative for l1'lonolithic microcircuits) each gate must be followed by an 
inverter, in which case, the circuits become NAND or NOR gates. 
Many logic families have evolved that utilize different combinations of 
active and passive components to implement the logic function. The early monolithic 
microcircuits followed closely the familiar discrete- component schemes. Component 
count was kept low in early circuits, and the use of transistors was minimized due to 
their relative expense. As monolithic microcircuit teclmology advanced, it was found 
that transistors were less expensive to fabricate than other elements, and the latest 
circuits follow this scheme. 
Only the most common types of logic families used for monolithic micro-
circuits will be discussed here. These families range from a "component-by-compo-
nent replacement of a discrete- component" scheme, through several modified schemes, 
to the 11transistors are cheap11 philosophy, and the multiple-emitter transistor. These 
examples are typical representatives of the basic families, and by no means cover all 
the variations of existing monolithic microcircuits. The monolithic microcircuit 
families that will be discussed are: 
1) Direct - coupled Transistor logic (DCTL) 
2) Resistor-transistor logiC (RTL) 
3) H.esistor-capacitor - transistor logic (RCTL) 
4) Diode- transistor logic (DTL) 
5) Transistor - transistor logic (TTL) 
6) Emitter-coupled logic (ECL) 
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2. Direct-Coupled Transistor Logic (DCTL) 
Direct-coupled transistor logic (DCTL) was one of the first practical mono -
lithic logic circuits. The basic circuit is shown in Figure 1-22. The DCTL circuit is 
ideal for monolithic processing, since it contains multiple transistors in a common 
isolation region. By malting the collector load resistance small, it can provide a 
relatively high switching speed . The principal shortcoming of DCTL is input base-
current- hogging. This condition is a result of a very minor VBE mismatch between 
gates faiming out from a common output node . The input with the lowest threshold will 
absorb excessive current, leaving insufficient drive for the other inputs . Current-
hogging limits the fan - out and speed performance of DCTL, and therefore, this logic 
circuit has very limited use in system application . 
3 . Resistor - Transistor Logic (RTL) 
The basic resistor - transistor logic (RTL) gate configuration is shown in 
Figure 1-23 . The configuration is the same as that of the DCTL circuit, except for the 
addition of an input resistor , R2 . The addition of R2 forces some of the input voltage 
to appear across R2 , and the base currents are more evenly divided between parall el 
inputs. By increasing R2 , high fan - out is achieved with no current-hogging; however, 
as R2 is increased, the switching speed of the circuit is reduced . A design compro -
mise must be made between high fan - out and high switching speed when using an RTL 
circuit. 
4. Resistor - Capacitor - Transistor Logic (RCTL ) 
The current-hogging shortcoming of the DCTL circuit family was minimized 
in the RTL circuit. The switching speed for the RTL circuit can be increased by shunting 
the input resistor with a capacitor . This is the resistor-capacitor - transistor logic 
(RCTL) configuration, as shown in Figure 1- 24. 
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The value of RZ ranges from approximately 450 Q in the RTL circuit to 
20 kQ for the RCTL series . Increasing the value of RZ not only increases the fan-out 
capabilities but also provides a low-power circuit. While the addition of R2 increases 
the required static voltage swing, the bypass capacitor, C, dynamically clamps the 
output collector to the base of the input stage . Thus, only a small portion of the static 
swing is required to dynamically switch the load. The RC coupling network in the 
RCTL structure permits the circuit to operate at a low- current standby level, but 
allows the generation of high dynamic currents from small voltage swings that occur 
during switching. 
As a consequence, RCTL is more sensitive to turn- on noise than RTL, and 
is about as sensitive as DCTL. If the limiting static- base current is the same in DCTL, 
RTL, and RCTL designs, the turn- off noise immlU1ity will be the same for DCTL and 
RCTL and somewhat better for RTL, all other factors being equal. Due to the high-
pass characteristic of the RC network, RCTL will have superior n~ise performance in 
a low-frequency noise application . 
Although RCTL has been used in many low-power, medium-speed appli-
cations, the circuit has one disadvantage for monolithic construction- the fabrication 
of capacitors on the same substrate as resistors and transistors . 
5. Diode- Transistor Logic (DTL) 
The basic diode-transistor-logic (DTL) configuration is sho')'11 in Figure 1-25(a). 
Here again, a discrete-component philosophy was used . The DTL circuh was a familiar 
logic scheme for discrete component design; therefore, it has proven popular in retro-
fitting with microcircuits those systems that have discrete-component DTL . The 
advantages of the basic DTL circuit are that it has a relatively good power - speed 
trade- off and good dc noise margin. There are two disadvantages to the basic DTL 
circuit, the first one being the close-tolerance resistors that are required, for this 
requirement reduces the fabrication - process yield and increases the customer cost . 
The second disadvantage is that to achieve high switching speeds, either the coupling 
and input diodes must have different characteristics (hard to achieve in monolithic , 
form) or a separate power supply (a definite disadvantage) nlUst be used to turn off 
transistor Ql of the equivalent circuit . To eliminate some of the problems that 
existed in the basic DTL monolithic microcircuits, several variations were attempted . 
Most of them took advantage of the "transistors are ch eap" philosophy of monolithic 
construction . 
One modified DTL circuit, shown in Figure 1- 25(b), was developed by sub-
stituting an interm.ediate transistor - gain stage for one of the offset diodes . The addi-
tion of the emitter- follower stage (Ql) offers several advantages over the basic DTL 
circuit: 
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It eliminates the necessity of producing low-speed, high-stored-
charge diodes in the same monolithic bar with fast input diodes. 
It eliminates the necessity of a negative power supply. 
It provides faster switching times. The collector of Q1 is 
connected to a tapped resistor (R1 and R2) which prevents the 
transistor from ever going into saturation. The emitter-
follower provides additional drive current to the output tran-
sistor, Q2' without requiring high- input currents when the 
input is in the low state . The additional drive to the output 
transistor invites the use of a smaller base reSistor, R3 , and 
relaxes the beta requirement of the output transistors. 
From a dc standpoint, the output collector - resistor, R4 , is necessary only 
to provide input- diode leakage current plus noise prQ.!&~ therefore, R4 should be 
as large as possible to minimize collector saturation current. However, to achieve 
better switching times, R4 should be low enough to supply the necessary charging cur-
rent for the output loading capacitance, which consists of the circuit output capacitance, 
system wiring capacitance, and the input gate capacitance multiplied by the fan-out. 
This capacitance driving problem poses the usual design compromises between power 
and fan - out or speed. 
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6. Transistor-Transistor Logic (TTL) 
The transistor-transistor logic (TTL) circuit, shown in Figure 1-26(a), is 
analogous to the DTL circuit in certain respects. When TTL was developed, it made 
use of the economical feasibility of using transistors instead of diodes, and also solved 
the capacitive loading problem. The input transistor offers a significant advantage in 
switching time over the diode input of DTL. The addition of the phase-splitter driver 
and push-pull buffered-output circuit provides good noise rejection and excellent drive 
characteristics into capacitive loads. 
As shown in Figure 1-26(b), a low voltage at inputs A or B will allow current 
to flow through the diode associated with the low input, and no drive current will pass 
through diode D3 . When inputs A and B are raised to a high voltage, the drive current 
will then pass through diode D3. 
As shown in Figure 1-26(c) , the multiple-emitter transistor of the TTL cir-
cuit performs the same ftU1ction as the diodes in the DTL circuit. However, the tran-
sistor action of the multiple-emitter transistor causes transistor Q1 to turn off more 
rapidly , thus providing an inherent switching-time advantage over the DTL circuit. 
When the inputs of the TTL circuit are high, there is an inverse transistor 
action between the emitter and the collector of the input transistor. If each emitter is 
connected to a different driving source at slightly different potentials, leakage currents 
mount up and detract [rom base-drive to other similar gates. This is similar to the 
current-hogging problem associated with DCTL circuits. Unlike current hogging in 
DCTL, the TTL structure process offers an independent control of the effect. By 
using special geometry teclmiques and optimized diffusion schedules, the inverse beta 
can be held to a value that is less than one ; thus, the input leakage current is reduced 
to an acceptable value. In comparison, the maximum input leakage current of the TTL 
is approximately 40 p,A, whereas it is 5 p,A for the DTL. 
Although the multiple-emitter transistor is not a familiar discrete compo-
nent, it is really an economically feasible component in monolithic circuits. A 
common collector tank is diffused, a common base is diffused in the collector, and 
then emitters are diffused into the one base. One advantage is that more circuitry 
per area can be obtained; hence, there will be more circuitry per chip. Also, the 
smaller geometry leads to a second teclmical advantage-a faster speed that results 
from lower capacitance associated with the smaller area. 
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Referring to Figure 1-26(a), the TTL configuration employs a circuit which 
has a very low output impedance for high- capacity drive capability, high fan-out and 
good noise immunity . When the inputs of the circuit are high, Q2 and Q4 are driven 
"on" as grOl.mded emitter amplifiers. Transistor Q3 and its emitter diode are both 
slightly forward - biased but conduct only a negligibl e amount of current. When one of 
the inputs is low, Q2 and Q4 are both cut off, and Q3 conducts as an emitter-follower. 
The output is, therefore, pushed and pulled up and down by a transistor turning "on. II 
As with other logic configurations, several power-speed compromises 
were made. The particular value of R1 was chosen to give the lowest possible power 
disSipation, whereas, R2 was selected to give excellent turn - off switching-time 
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characteristics on the output transistor, Q3 ' The multiple- emitter t r ansistor , Q l, is 
used to pull stored charge from the base of Q2 when the input voltage is lower ed . 
7. En'litter-Coupled Logic (ECL) 
A form of unsaturated logic which is effective for very high speed appli -
cations is emitter-coupled logic (ECL), shown in Figure 1-27. Thus, the switching time 
of transistors can be greatly reduced if they are operated in the active region and are 
prevented from going into saturation . T he typical ECL circuit is designed with a dif-
ferential input amplifier, with parallel- transistor gating on one side . The voltage 
reference input (V REF) on the opposite side defines the logic threshold level for the 
circuit . The differential input circuit is fo llowed by emitter- fo llowers which provide 
complementary outputs . 
When inputs A and B are below the reference voltage, output C is at the 
"low" logic level , and C is at the "high" logic level. When either A or B is changed to 
a voltage above V REF' output C wi ll also change to a "high" logic level and C will 
change to a " low" logic level. High speed is obtained by keeping th e transistors out of 
saturation with a restricted sig1'lal swing, while noise immlillity depends upon output 
voltage range and the symmetry of "1" and "0" l evel s with respect to th e reference 
voltage . 
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Figure 1- 27. ECL Gate 
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The emitter- fo llowers' outputs are used to provide high fan-out to restore 
the dc levels and to drive terminated or constant- impedance n1.atched lines-a definite 
requirement for a circuit operating with propagation rates in the 2 ns range. 
Monolithic circuits of the ECL type , with propagation delays in the I-to-2 ns 
range, have been demonstrated, and circuits with maximum propagation delays of 
5 to 10 ns are available. Actual design of ECL circuitry is complex in comparison to 
the design of saturating circuits ,due to the many dependent variables which must be 
considered . As with other families, when the switching speed is decreased, the power 
requirement is increased . The range of the electrical parameters for the different 
families will be presented later in this discussion . 
B . DEFINITIONS OF DIGITAL CIRCU IT PARAMETERS 
1 . Gener a l 
There are several parameters that should be lmderstood before selecting a 
monolithic microcircuit. Wh en using microcircuitry, the design engineer is actually 
working with a group of subsystems, and he will be using somewhat different param-
eters than if he were deSigning with discrete components . The material presented 
here defines the parameters used to characterize digital microcircuits but does not 
include the fundamentals of logic design. 
At this time there is very little standardization in microcircuit character-
istics, parameters, and symbols. A registration format for semiconductor micro -
circuit logic - gating circuits, prepared by Electronic Industries Association (EIA) 
committees , is now available. It is the first attempt to standardize on monolithic 
microcircuit specifications. The committee members fOlmd it impossible to arrive 
at a lmiversal specification for all logic families . Therefore, they specified the 
necessary parameters for microcircuit data sheets and presented recommended testing 
conditions for the DCTL, RTL and RCTL families . With the EIA registration format 
as a reference, this discussion is presented to broaden the definition of certain param-
eters used in selecting monolithic microcircuits . 
2 . Logic Elements 
The baSic logic el ements used to implement logic ftmctions are the AND, 
OR, and NOT gates . The NOT el ement is usually used in combination with the AND 
and OR to provide a NAND and NOR element. Another element used in logic desigIl is 
a memory element referred to as a bistable multibivrator or flip - flop. The symbols 
for the basic logic elements are shown in Figure 1- 28 . 
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Figure 1-28 . Logic Elements 
3 . Logic Definitions 
Two possible logic assig11lnents, positive logic or negative logic, are used 
to implement a Boolean flU1ction . For positive logic, a logical "one" is represented by 
a "high" voltage level, and a logical" zero" is represented by a "low" voltage. The 
reverse is used La represent negative logic. The following is a tabular listing of the 
logic assig11ments : 
Binar e Level 
Logic Assignment " 0" "1" 
Positive Low High 
Negative High Low 
4 . Fan- Out 
Fan- out is the term used to describe the number of loads that can be driven 
from a single output. In general, the maximum fan - out is specified on a manufacturer 's 
data sheet by the symbol" N." In system design it is necessary to better define the 
fan - out capabilities of a circuit in terms of output current that can be s uppli ed or sinked 
from a single output. For example, the maximum fan-out for a typical TTL gate is 
1-Ill-10 
expressed as N = 10. This fan-out reflects the ability of a single output to sink current 
from 10 identical gates at a logical "0" voltage, and to supply current to 10 identical 
ga,tes at a logical "1" voltage level. In a typical TTL family this means that a single 
/ 
'pte can sink a load current of 16 rnA and supply a load current of 400 rnA. Defining 
the fan-out in terms of current is very important when interfacing two different fam-
ilies (i. e., DTL and TTL). 
In summary, fan-out of a single output is determined by the input-current 
reqUirements of the loads or circuits being driven, and is expressed in terms of 
equivalent devices that can be cOlmected to a single output. 
5. Fan-In 
Fan-in is the number of inputs to a logic gating element. Some devices 
provide increased fan-in by having provisions for the addition of expander circuits; 
fan-in also can be increased through combinational logic. Expanding the fan-in of a 
device by using "wired-on" or "expansion inputs" is not recommended when using most 
monolithic microcircuits, because of noise considerations. 
6. Cascade Levels 
Cascade levels represent the maximum number of series-connected gates 
that can be used between clocked flip-flops. The cascade parameter is not used in 
characterizing a circuit, but it is an important definition in system design. It is not 
specified on data sheets; however, the parameter-propagation delay time is used to 
determine the number of series gates required for a given frequency . A typical curve 
illustrating the maximum cascade levels is shown in Figure 1-29. 
7. Propagation Delays 
Propagation delay is the parameter most widely used in defining the operating 
speed of digital circuits. Although the speed of some circuits is characterized by delay 
and transition times, propagation delay is becoming a more acceptable definition. The 
propagation delay time is a ftmction of the fan-out and capacitance the output is driving, 
and it should be tested for the worst-case design condition. Propagation delay times 
are defined in terms of the following parameters and are measured as indicated in 
Figure 1-30: 
• t is the l)rOpagation delay time measured with the defined pd"O" 
output changing from the defined "one" state to the 
defined" zero" state. 
• t d is the propagation delay time measured with the defined p "1" 
output changing from the defined" zero" state to the 
defined "one" state. 
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In selecting microcircuits, generally, one cannot consider speed without 
also taking into accowlt power dissipation. Speed and power are usually evaluated 
together, since an attempt to achieve higher speed requires an increase in power 
dissipation. 
8. Power Dissipation 
Power dissipation for the majority of digital monolithic microcircuits is at 
a low level (less than 150 mW) compared to the maximum possible dissipation of the 
circuit die or package . However, the new complex arrays and extremely high speed 
circuits are having to be placed in larger packages to reduce the temperature rise of 
the circuit die. 
Circuit power requirements are usually measured in terms of supply cur-
rent at a given voltage . The power diSSipation for the majority of circuits will vary 
with temperature, and will vary between the output's logical "one" and logical "zero" 
states. The power requirement for gates could increase by a factor of two or three 
on switching between output logical states; whereas, with flip-flops, the power drain 
is essentially the same for both states . 
9. Noise Immwlity 
a. General 
The subject of noise immlmity must be treated in greater detail than 
simply specifying a certain number of millivolts tolerance to lmwanted Signals. Speci-
fically, the following must be considered: 
• Is the noise of a steady dc nature, or is it an ac noise 
spike of small time duration? 
• Where does the noise appear - on the supply line, signal 
line, or grolmd line? 
• Is the noise immlU1ity specification a typical number or 
a guaranteed value? 
Each of these questions will be discussed in the analysis to be presented hereafter. 
b . AC Noise Immwlity 
It is difficult to define ac noise, but it is more difficult to relate it to 
a specification. Generally speaking, dc noise is worst case . With reference to Figure 
1- 31, which is a plot of noise immunity versus pulse width (pulse width is really the 
only difference between de noise and ac noise), it is apparent that the smaller the 
pulse width the more immune the circuit is to the noise. 
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A preferred term when discussing ac noise might be "ac noise sus -
ceptability," or how susceptable a circuit is in allowing noise to appear on its input or 
output. In newer designs the trend is toward the lower impedance, emitter-follower 
type outputs. In th~ logical" zero" state these outputs are similar to the conventional 
transistor with collec{or pull-up resistor. However, in the logical "one" state the 
lower impedance ot-the emitter follower output « 100 Q) is more effective in keeping 
noise from ever aRPearing on an output, than for example, a conventional DTL output 
which may have an impedance of up to 6 k Q. The treatment of noise immunity given 
here ,applies to both the low-impedance and the high- impedance outputs, but the more 
preferable low-impedance output will be demonstrated . 
c. DC Noise Immunity 
Direct-current noise immlllity can be treated in a more difinitive 
manner than can ac immwlity. Variable pulse width and pulse shapes do not need to be 
considered; the noise can be assumed to be a sustained "battery" noise, independent of 
time, which appears at a particular location in the circuit. 
d. Noise Location 
(1). General. It is necessary to discuss the three locations through 
which external noise can reach a circuit-the supply voltage line, the ground line, and 
the signal (input-output) line. 
(2). Supply Voltage Line. Logical "one" voltage levels on the 
outputs of logic circuits are influenced primarily by the level of the supply voltage. 
Referring to a typical output configuration, Figure 1-32, it is seen that in the logical 
"one" state the output is driven from a circuit which resembles an emitter- fo llower . 
Except for the small collector resistor R 1, Q1 would never saturate and would a lways 
act as a true emitter - follower . The expression for the output logical "one" voltage is : 
V 
out(l) V - IR - V - V CC 2 BE(Q1) D 
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Figure 1- 32. Typical Output Circuit 
(Illustrating Noise Location) 
For small changes in the supply voltage, the values of IR2 , VBE(QU' and VD change 
only slightly. Thus the output voltage changes practically volt-per-volt with changes 
in V cc . Therefore, treatment of the effects of noise on the signal line can be related 
to the supply line as well. 
(3). Ground Line. When the output is in the logical " zero" state, 
transistor Q2 (Figure 1-32) is fully saturated. Under this condition if the e mitter of Q2 
is raised above grolmd by a noise voltage on the ground line, the collector voltage will 
increase by the same amount. (It is assumed that sufficient overdrive is available to 
keep Q2 in saturation). Therefore, a direct relationship also exists between ground 
noise and signal line noise. Subsequent discussion of noise immunities will be limited 
to the sig11al line only, but it should be remembered that negative- going logical "one" 
noise and positive-going logical" zero" noise can be related to supply line noise and 
ground noise respectively. 
e . Typical or Guaranteed Noise Immunity 
(1) . General. In the previous discussion on ac noise immlmity, a 
comparison of equal voltage levels of an ac noise pulse and a dc sustained level will 
show that the c ircuit will be less immwle to the dc l evel. Therefore, the worst-case 
dc conditions will now be considered . 
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A V in - Vout curve for a typical microcircuit gate is shown in 
Figure 1-33, Although VEE and resistor values change with temperature and thus cause 
shifts in the V in - Vout response, the 25°C condition is shown for demonstration. 
(2), Typical Noise Immunity. As seen on the curve (Figure 1-33), 
this typical gate changes state when approximately 1. 4 V is applied in the input. Since 
the recognition of a binary "one" instead of ' a desired binary " zero" (or conversely) is 
the only real caus e of dc system error, it is this 1.4-V point on an input which must 
not be exceeded through noise applied to an input logic signal. 
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Although the 3. 3-V point is labeled as a typical output voltage 
on the curve, it must be realized that the output voltage for one gate is the input volt-
age for another, as shown in Figure 1-34(a). 
Since an output voltage in the "one" state is typically 3.3 V, and 
since the gate it is driving will not change state lmtil it reaches about 1. 4 V, this 
indicates that 1.9 volts of negative-going noise could appear before an erroneous 
change of state would occur on the second gate. 
A similar situation is true for the logical "zero" condition, as 
shown in Figure 1-34(b). A typical output voltage (input voltage to the gate it is driving) 
is 0.2 V. 
Before reaching the 1. 4 V threshold level, 1. 2 V of noise 
could be applied (Figure 1-34 (b». Thus it is stated that this gate (Figure 1-33) has, 
typically, greater than 1-Vdc noise immlmity. 
(3). Guaranteed Noise Immunity. It is necessary for a design 
engineer to receive not only a guarantee that a gate will not false trigger, but he must 
also be guaranteed a specific output voltage when a simulated de noise level appears 
at an input. 
( a) LOGICAL~ONE// ( b) LOG ICAC' ZERO // 
SC 10638 
Figure 1-34 . Typical Noise Irnn1Lillity of Logic Gates 
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F irst , a guaranteed output voltage must be specified . In the 
case of one popular TTL line this is 2 . 4 V. It is truly worst- case when it is measured 
at the lowest supply voltage , since this produces the lowest logical "one" output voltage. 
Also, a worst- case condition is assured if loading is maximized while this voltage is 
measured . The unused inputs should be placed in their worst- case condition when this 
test is made. 
Next an input voltage must be chosen which will produce a volt-
age lower than the logical " zero" maximum of 0 . 4 V on the gate's output (Figure 1- 35(a)). 
The threshold voltage of l. 4 V cannot be used as an input voltage , since at the lower 
temperatures most of the circuits would have output voltages greater than 0. 4 V . The 
value of input voltage chosen was 2. 0 V . This insures that 400 mV of negative-going 
noise can be applied to a 2. 4 V output sigl1al , and the resulting 2. 0 V feeding another 
gate's input will still be adequate to keep the second gate ' s output below the logical 
" zero" limit of 0. 4 V. 
Similarly, the same approach is taken in determining a logical 
"zero" input condition (Figure 1- 35(b)) . The Logical "zero" input vo Ltage is again tested 
under worst - case conditions of supply voltage, loading, temperature , and Lffiused 
2.0 v .............................. _-t < 0,4 v 
( a) LOGICAL'''ONE //INPUT. ( b) LOGICAL\l-ZERO//INPUT 
LOGICAL~ZERO'/ OUTPUT LOGICAL~ONE"OUTPUT 
SC10639 
Figure 1-35. Guaranteed Noise ImmLUlity 
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inputs. A limit of 0.4 V is selected as the limit. To insure the same 400 mV guar-
anteed noise immunity, a value of O. 8 V was selected as the input test condition which 
could be applied and still keep the output from falling below its 2.4 V minimum. 
Relating the guaranteed dc noise immunity to the V in - Vout 
curve (Figure 1-33), it can be seen that to be able to guarantee a worst-case noise 
margin: 
• The curve must stay above the logical "oneil limit until 
it passes Point 1, and must go beneath the logical" zero" 
limit before it reaches Point 2, for all conditions of sup-
ply voltage, temperature, loading, etc. 
• The guaranteed dc noise immunity will be greater the 
wider the separation between the values of Point 1 on the 
Vout axis and Point 2 on the V in axis, and the wider the 
separation between the values of Point 2 on the Vout axis 
and Point 1 on the V in axis. 
C. SELECTION OF LOGIC CIRCUITS 
1. General 
The majority of monolithic microcircuit families have been developed for 
a particular parameter requirement. The selection of a circuit family depends almost 
entirely upon the requirements of a specific application and system. For each appli-
cation, the user must evaluate the system requirements, considering such parameters 
as power dissipation, propagation delay times, operating temperature, and noise 
immtmity, and of course, availability and cost. No one logic family is clearly superior 
in every parameter to all other families, and baSic trade-offs must be made in selecting 
a particular logic type. 
2. BaSic Precautions 
When selecting a particularrfamily W: an individual device, there are some 
baSic precautions that should be observed: 
• Don't carryover prejudicies. Don't select a monolithic circuit 
family just because it is a familiar discrete-component logic 
scheme. This is a natural tendency that results from the pre-
sent transition period from discrete-component circuits to 
monolithic microcircuits. A microcircuit family that does not 
exist in discrete-component form may offer a much better 
scheme for the solution of a design problem. 
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• Know the particular circuit. Don't attempt to use a microcir-
cuit with only "black-box" characteristics as a guide. A design 
engineer should understand that a network from the same family 
but made by a different manufacturer may not be equivalent to 
another manufacturer's product. In unusual applications the 
designer may find it helpful to gain some knowledge of micro-
circuit fabrication techniques. 
• Know the system Requirements. There are many trade-off 
possibilities in selecting microcircuit families. Don't choose 
a family with high speed if it is not needed; it could require 
unnecessary system power. A better choice might be one of 
the families that offer compatible gates having different speeds. 
Thus, for certain functions which require high speed, a faster 
gate could be used, but for the other system requirements a 
slower gate with a lower power requirement would be adequate. 
Don't choose a circuit that operates over the full military tem-
perature range lmless this capability is needed. A circuit with 
a limited temperature range will cost appreciably less. 
3. Characterization of Circuit Families 
a. General 
Monolithic microcircuits involve so many performance considerations 
and such a complex technology that it makes generalization or characterization of one 
logic family somewhat difficult, let alone generalization over the wide range of circuit 
families. 
Manufacturers' monolithic digital circuits are grouped by families 
in Table 1-2. Each table presents the basic characteristics for each manufacturer's 
one or more series of devices in a given microcircuit family. Very few of the devices 
of any of the several series shown for a particular family of circuits are interchangeable 
with those of another series in the same table. One should not select a logic family 
from the tables shown here or from any general listing of logic circuits. The tables 
are presented merely to show the number of circuits available. However, any listing 
such as this one fails to reflect the new products that are being introduced. The list 
of series does show one basis for investigation of a particular series-the popularity 
of a series is reflected by the number of circuits contained in that series. This brings 
up two basic questions that should be answered before selecting a particular family, 
and then a specific series. What is the history of the circuits? What major projects 
have used the series, and are they still using them? 
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Table 1-2. Monolithic Microcircuit Logic Families (From EDN, 1966 Semiconductor Annual) (Sheet 1 of 3) 
--
No. of Supply 
Noise Temperature 
Logic 
Manufacturer* Series Immunity Range Characteristics* * 
Family Circuits (Volt) (Volt) eC) 
RTL GME 134 9 3.0 to 4.0 0.08toO.25 -55 to 125 CDR 
GME 134 9 3 .0 to 4.0 0.08 to 0.25 o to 75 CDG 
TI 1700 7 3.0 0.15 -55 to 125 CDR 
Mot MC700 25 3 .6 0.3 15 to 55 BDG 
Mot MC800 15 3.0 0.3 o to 100 BEG 
Mot MC900 15 3.0 0.3 - 55 to 125 BER 
Mot MC908 10 3.0 0.25 - 55 to 125 CDR 
Fch .uL900 11 3.0 0.25 - 55 to 125 BER 
Fch .uL900 11 3.6 0.3 15 to 55 BEG 
Spr /lL900-21 11 3.0 0.25 -55 to 125 BER 
Spr .uL900-22 11 3.0 0.25 o to 100 BEG 
Spr /lL900-29 11 3.0 0.25 15 to 55 BEG 
Feh /lL90 8 7 3.0 to 4.0 0. 2 -55 to 125 CDR 
Phl MW/ 3 10 - 55 to 125 BDR 
NSC NB1000 14 3.0 0.265 to 0.54 -55 to 125 BER 
NSC NB2000 14 3 . 0 0.265 to 0.54 o to 100 BEG 
NSC NB3000 14 3.0 0.265 to 0.54 15 to 55 BEG 
NSC NC1000 6 3.0 0.265 to 0.54 - 55 to 125 BDR 
NSC NC2000 6 3.0 0 . 265 to 0.54 o to 100 BDG 
NSC NC3000 6 3.0 0.265 to 0.54 15 to 55 BOO 
Phl PL900-21 13 3.0 0.25 - 55 to 125 BER 
Phl PL900-29 11 3.0 0.25 15 to 55 BEG 
Phl PL908 18 3.0 0.25 -55 to 125 CDR 
Phl SUPER 6 3.0 -55 to 125 ADR 
Spg US0700 7 DI 
RCTL TI 51/51R 16 3.0 to 6.0 0.2 - 55 to 125 CDR 
Spg US0100 16 ·3 .0to6.0 -55 to 125 CDR 
DTL Aml 001 5 4.0 0.8 -55 to 125 CDR 
Fch 100 6 5.5 0.35 to 0.4 -55 to 125 CFR 
GME 200 26 4.0, -2.0 1.0 -55 to 125 BFR 
GME 200 26 4.0, - 2.0 1.0 o to 75 BFG 
RI 200 7 4.5 to 5.5 0.8 -55 to 125 AER 
RI 300 7 4.5 to 5.5 0.8 - 55 to 125 AER 
RI 500 7 4.5 to 5.5 0.8 o to 75 AEG 
SWM 700 3 - 55 to 125 
ITT 930 9 - 55 to 125 CER 
RCA 2200 3 3.8 to 6.3 1.2 -55 to 125 CDR 
TI 15830 11 4.5 to 5.5 0 . 75 o to 70 BDG 
TI 15930 11 4.5 to 5.5 0.75 - 55 to 125 BDR 
GI A 15 
Sex AOI 16 5.0 0.9 - 55 to 125 BDR 
Sex A41 16 5.0 0.9 o to 70 BDG 
Mot MC200 14 2.0, 4.0 0.5 -55 to 125 BER 
Mot MC250 14 2.0, 4.0 0.5 o to 75 BEG 
Fch /-LL930 11 4.5 to 5.5 0.6to1.0 o to 70 CEG 
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Table 1-2. Monolithic Microcircuit Logic Families (From EDN, 1966 Semiconductor Annual) (Sheet 2 of 3) 
Logic No . of Supply 
Noise Temperature 
Manufacturer* Series Immunity Range Characteristics' 
Family Cir cuits (Volt) (Volt) (OC) 
DTL Fch !LL930 11 4.5 to 5.5 0. 6 to 1. 0 - 55 to 125 CEH 
(Contd. ) Fch !LL9000 3 - 55 to 125 CDH 
Gl NC 7 4.2, 12 - 55 to 125 BFH 
Sgn NE100 35 4 . 0 1.0 o to 70 BDG 
Spg 4.0, - 2 . 0 
Sgn NE400 2 4 . 0 0. 4 to 0. 6 o to 70 CDG 
Spg 
Gl PC 11 4 . 2, 12 - 55 to 125 BFH 
Phl PL930- 51 10 4. 0 to 6. 0 0. 6 to 1. 0 - 55 to 125 CEH 
PhI PL930- 59 10 4.0 to 6. 0 0. 6 to 1. 0 o to 75 CEG 
Ray RM 17 6.0 0. 55 - 55 to 125 CDH 
Sgn SE100 35 4 . 0 1. 0 - 55 to 125 BDH 
Spg 4 . 0, - 2 . 0 
Sgn SE400 2 4 . 0 0 . 4 to 0. 6 - 55 to 125 CDH 
Spg 
Scx S1930 9 - 55 to 125 CEH 
Scx S1930D 9 o to 70 CEG 
Sgn SP600 6 4 . 5 0. 5to1.0 15 to 55 CEG 
SWM SW930 9 3 . 5 to 6 . 0 0 . 7 - 55 to 125 CEH 
S'vVM SW930 9 3 . 5to6 . 0 0.7 o to 75 CEG 
Spg UC1000 6 6.0, - 3 . 0 ~0 . 5 - 55 to 125 BFH 
Wst WM200 28 6.0 0. 55to1.0 - 55 to 125 BEH 
Wst WM600 4 4 . 5 0 . 75tol.O - 55 to 125 BEH 
Wst WS800 8 o to 125 CEG 
Mod . DTL TI 53 14 3.0 to 4 . 0 0 . 3 - 55 to 125 BEH 
TI 73 14 3 . 0to4. 0 0.3 o to 70 BEG 
Mot MC830 16 5.0 0.5 o to 75 CEG 
Mot MC930 16 5. 0 0 . 5 - 55 to 125 CEH 
TTL SWM 54 8 - 55 to 125 BEH 
TI 54 16 4 . 5 to 5. 5 1.0 - 55 to 125 BEH 
TI 54- 930 7 4 . 5 to 5. 5 1.0 - 55 to 125 BEH 
TI 54H 8 4.5 ,to 5. 5 1.0 - 55 to 125 AEH 
SWM 74 8 o to 75 BEG 
T I 74 17 4.75 to 5. 25 1. 0 o to 70 BEG 
TI 74- 930 7 4 . 75 to 5. 25 1.0 o to 70 BEG 
TI 74H 8 4 . 75 to 5. 25 1.0 o to 70 AEG 
Fch 100 2 5.5 0 . 4 - 55 to 125 BEH 
SWM 700 3 o to 75 
Scx Bo 1 2 5. 0 0 . 7 - 55 to 125 BEH 
Tns HLTTL 73 4 . 5 to 5. 0 - 55 to 125 BEH 
Tns HLTTL 73 4.5 to 5. 0 o to 75 BEG 
Tns HLTTL 12 4.5 to 5. 0 1. 0 15 to 55 BEG 
Tns HLTTL 15 5. 0 1. 3 o to 75 BFG 
Fch !LL9000 12 - 55 to 125 BEH 
Phl MEL 3 3 . 0 0. 25 - 55 to 125 CDR 
Sgn NE400 2 4.0 0.4 to 0. 6 o to 70 COO 
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Table 1-2. Monolithic Microcircuit L ogic Families (From EDN, 1966 Semiconductor Annual) (Sheet 3 of 3) 
Logic No. of Supply Noise Manufacturer* Series Immunity Family Circuits (Volt) (Volt) 
TTL Spg 
(Cont) Sgn NE800 9 5.0 1.0 
Sgn SE400 2 4.0 0.4 to 0.6 
Spg 
Sgn SE800 9 5.0 1.0 
Syl SUHL I 38 5.0 dol. 0 
Syl SUHL I 38 5.0 ±1. 0 
Syl SUHL II 18 5.0 1. 0, -1. 5 
Syl SUHL II 18 5.0 1. 0, -1. 5 
SWM SWF 9 5.0 ±l. 0 
SWM SWF 9 5.0 ±1. 0 
SWM SWG 18 5.0 ±1. 0 
SWM SWG 18 5.0 ±1. 0 
ECL TI 70 2 1. 25, - 3. 5 0. 25 
Fch 100 2 5.5 
SWM 300 11 -10 0.4 
SWM 300 11 -10 0.4 
RCA 2100 2 - 4.68 to - 5.72 0.32 
RCA 2100 3 -4.5 to - 5. 5 0.33 
Mot MC300 16 -1. 5, - 5.2 0. 4 
Mot MC350 16 -1. 5, -5.2 0.4 
Wst WS300 2 
*Names of manufacturers are arranged alphabetically as follows: 
Abbreviation 
Aml 
Fch 
GI 
GME 
ITT 
Mot 
NSC 
Phl 
RI 
RCA 
*Characterist ic s 
Manufac:.:tu=r=-e::.:r=----________ _ 
Ameloo Semiconductor 
Fairchild Semiconductor 
General Instrument Corp. 
General Micro-Electronics, Inc. 
ITT Semiconductor 
Motorola Semiconductor Products, Inc. 
National Semiconductor Corp. 
Philco Corp. 
Radiation, Inc. 
Radio Corp. of America 
Abbreviation 
Ray 
Sgn 
Scx 
Spr 
Spg 
SWM 
Syl 
TI 
Tns 
Wst 
-
Temperature 
Range Characteristics** 
(OC) 
o to 70 
-55 to 125 
-55 to 125 
- 55 to 125 
o to 75 
- 55 to 125 
o to 75 
-55 to 125 
o to 75 
-55 to 125 
o to 75 
o to 70 
- 55 to 125 
-55 to 125 
o to 75 
- 55 to 125 
10 to 60 
- 55 to 125 
o to 70 
Manufacturer 
Raytheon Co. 
Signetics Corp. 
Siliconix, Inc. 
Sperry Semiconductor 
Sprague Electric Co. 
Stewart-Warner 
BEG 
CDH 
BEH 
BEH 
BEG 
AEH 
AEG 
FH 
FG 
BEH 
BEG 
AFG 
AFH 
AFH 
AFG 
AFH 
AFG 
AFH 
AFG 
AF 
Sylvania Electric Products, Inc. 
Texas Instruments Incorporated 
Transitron Electronic Corp. 
Westinghouse Electric Corp. 
Propagation Delay: A. < 10 nanosec. B. 10 - 30 nanosec. C. > 30 nanosec., 
Power Dissipation: D. <10 m watts, E. 10 - 3- m watts, F. >30 m watts, 
G. Industr ial, H. Military 
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b. Summary of Circuit Families 
A summary of the circuit families will now be presented. A selection 
chart based on primary and secondary system design requirements is shown in Table 1-3. 
The summary of circuit families is as follows: 
• Direct-coupled transistor (DCTL) logic is not used pres-
ently in monolithic form because of its current-hogging 
characteristic. 
Resistor-transistor logic (RTL) is probably the lowest 
cost series on the market today; gates priced as low as 
20 cents each, and flip-flops as low as one dollar each 
are available for commercial use. However, RTL is 
being phased out in new designs in favor of a series with 
better power-speed ratio and improved noise immunity. 
Because RTL is relatively easy to manufacture, it will 
be used in the intercircuitry of complex arrays, with 
interfacing provided by other types of circuitry (such 
as TTL). 
• Resistor-capacitor-transistor logic (RCTL) is still being 
used in high-reliability, low-power, low-speed appli-
cations, but, it is giving way to some of the newer series 
that are more economical to manufacture. 
• Diode-transistor logic (DTL) is currently a popular mono-
lithic microcircuit family. It is the first series to become 
available from several second sources. The DTL 930 
series is produced by several of the major manufacturers. 
All of the entries in this series are electrically inter-
changeable; however, among some of the manufacturers 
there are differences in the sizes of the flat-pack packages 
which they offer as compared with competing product lines 
in this series. 
• Transistor-transistor logic (TTL or T2L) is considered to 
be the monolithic microcircuit of the future. Designed 
originally to provide drive to long lines or capacitive loads, 
it has also shown that it has several advantages over other 
families. For instance, TTL provides very good power-
speed ratio, good noise immunity, and its manufacturing 
cost is, or soon will be, lower than that of any other family. 
Much work is being done on the TTL family to broaden its 
application. To aid deSigners in achieving optimum system 
deSign, several manufacturers are supplying compatible 
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series that have different power-speed relationships. 
Some TTL series are approaching speeds of the ECL 
series, and other TTL series are providing lower power 
than RTL and RCTL. As with the DTL, several inter-
changeable TTL series are available from different 
manufacturers. 
• Emitter-coupled logic (ECL) has much to offer when speed 
is the primary requirement. Although ECL is being used 
in several applications, its main disadvantage is that it 
requires at least two power supplies, and in some cases 
a third precisely regulated, reference supply. 
Several special circuit families are not discussed here because they 
were designed for a particular requirement and thus have not met with wide acceptance. 
They should not necessarily be overlooked for special applications. However, the 
families presented here represent the standard monolithic microcircuits presently 
available. 
Table 1-3. A Guide for the Selection of a Microcircuit Logic Family 
(Based on System Primary and Secondary Requirements) 
Priority of Requirement 
Primary Secondary Design 
Preference 
Noise Immunity Speed TTL 
Low Power DTL 
Speed Optimum Speed ECL 
Low Power TTL or DTL 
Noise Immlffiity TTL 
Low Power Speed RTL or RCTL 
Noise Immunity DTL 
Manufacturing Cost Noise Immunity TTL 
Speed TTL or RTL 
Low Power RTL or DTL 
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D. EXAMPLES, ANALYSES AND SPECIFICATIONS OF DIGITAL CIRCUITS 
1. General 
The following examples of digital monolithic microcircuits represent the 
three major families that are being used in actual systems. Although only a baSic 
gating element is presented, they serve to illustrate the other gates within each family. 
Data sheets are used in describing the circuits and for discussing their electrical char-
acteristics. 
Several types of flip - flops are presented. They cover the R- S flip - flop, 
the J-K flip - flop, the relatively simple RCTL flip-flop, which is similar to the 
common ac coupled discrete flip-flop, and the newer master slave flip-flop which 
cannot be duplicated economically in discrete form. 
2. RCTL Type Circuits 
a. Gate 
(1). Circuit Description. A basic RCTL gating circuit is shown in 
Figure 1-36. The two input terminals, labeled A and B, are resistance-capacitance 
coupled to the gating transistors Q1 and Q2' respectively. The output voltage, developed 
across the common collector resistor, R3, is used directly as the collector output (C) 
and is also applied to the complimentary emitter - follower output (C*), consisting of 
Q3 and Q4' Transistor Q 5 is used to provide a low output offset voltage and to 
decrease the fall time of the output waveform. 
(2). Circuit Analysis. An analysis of the operation of the RCTL 
gate will now be presented. When the two input signals are low so that both Ql and Q2 
are turned 11 off, 11 the output at C will appear as a I1highl1 output. In this case, Q3 will 
be turned 11 0 n, 11 and Q4 and Q5 will be turned 11 0 ff. 11 When either A or B goes "high, " 
such that one of the gating transistors is turned "on," the resulting output at C or C* 
will be "low. 11 
The emitter - follower output is not standard to all gates; it is 
shown here to explain the action of the circuit. Those gates which do not have emitter-
follower outputs must be carefully loaded. The input to an RCTL gating circuit appears 
as a current sink, with a series input resistance of about 20 kQ. Because of the rela-
tively high resistance of the collector re sistor, (in the order of 3. 6 to 4. 8 kQ) the 
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Schematic of an RCTL Gate 
collector output is limited to driving only a few gate loads; however, in many cases, 
this is sufficient. If more loads are required, the emitter-follower output can be used. 
This output provides a low-impedance source in both the logical "1" and "0" conditions 
and is capable of driving approximately five times the capacity of the collector output. 
Specific loading characteristics can be f01.md in the data sheet. 
The logic equations for this circuit are as follows: 
C A + B 
or 
C A B 
The first of these two equations presents the gate as a positive logic NOT - OR or 
simply, NOR gate, while the second equation uses negative logic to provide a NOT-
AND or NAND gate. Thus, the gate can be used as either a NAND or NOR gate, 
depending on whether the logic convention is positive or negative. The truth tables 
shown in Table 1-4 summarize the logic operation of this circuit. 
Table 1-4. Truth Tables for RCTL Gate 
Positive Logic 
(NOR Gate) 
Input A Input B Output C or C* 
0 0 1 
0 1 0 
1 0 0 
1 1 0 
Negative Logic 
(NAND Gate) 
Input A Input B Output C or C* 
0 0 1 
1 0 1 
0 1 1 
1 1 0 
(3). Use of the Data Sheet 
(a). General. A data sheet for an RCTL gate is shown in 
Figure 1-37. These data are for a six-input gate that is designated SN512B or 
SN513B, depending on whether or not it is equipped with an emitter - follower output. 
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(2) 
(3) 
TYPES SN 512, SN 513 
~f!})&1!1lJ) WlltBtfl1l1ll1lttP ® DIFFUSED SILICON "NOR" OR "NAND" LOGIC NETWORK 
* 
NETWORK CHARACTI!IIISTICS 
absolute maximum ratings 
Supply Voltage. 
Input Vo ltage 
network 
Operating Ambient Temperature Ran ge 
Storage Temperature . 
e lectrical characteristics 
Network Dissipation 
(ON Condition; TA = 25°C) 
Vee - 3V 
M in Typ Max 
2 
Min 
B Volts 
B Volts 
- 55°C to + 125°C 
. - 55°C to + 125°C 
Vee = 6V 
Typ Max Un its 
7 mw 
loading 
Fon-In (NOTE 1) 
* 
6 6 
Output G on SN 512 and SN S13 
DC Fan-Ouf (NOTE 2) 5 5 
Output H- (Emitter Follower-
available only on SN 513) 
DC Fan-Out 25 25 
Input Voltage Thot Will Ensure Turn-On 
At Any Input T ermine I: 
iTA = 12S0C) 1.15 2.0 Volfs 
iTA = - 55°C) l.6 2.5 Volts 
Input Volfage That Wi ll Ensure Turn-Off 
At All Inpuf Termina ls, 
(fA = 125°C) 0.22 0.30 Volfs 
iTA = - 55°C) 0.40 0.50 Volfs 
Output Voltage 
Output G on SN 512 and SN 513 (NOTE 3) 
OFF Level iT A = 125°C, N = 0) 2.5 5.0 Volts 
iTA = 125°C, N = 5 ) 1.15 2.0 Volts 
iTA = - 55°C, N - 5) 1.60 2.5 Volts 
ON Level iT A - 125°C) 0.22 0.30 Volts 
iT A = - 55°C) (NOTE 4) 0.40 q.50 Volts 
Outpuf W (SN 513 Only) 
OFF Leve l iT A = 125°C; N = 25) 1.8 3.8 Volts 
ON Lev" 1 iTA 125°C) 0.22 0.30 Volts 
switching t ime (TA = 25°C; N = 1 ~ (NOTE 5) (Pulse Amp = 2v) (Pulse Amp = 4v) 
/ 40 KC, PW - 5 p' sec, tf = 100 nsec 
Delay Time lt d) 130 170 70 130 nsec 
Ri se Time (lr ) 150 200 85 150 nsec 
Storage Time (I , ) 75 130 75 110 nsec 
Fall Time (f,) 1.2 1.6 1.0 1.4 IJ.sec 
Time to Reach a Voltage to Set a 
Flip.Flop (t,') (NOTE 6) 350 550 350 550 nsec 
Propagation Delay ; (' p) Output G 150 65 nsec 
Propagation Delo~) Output H* 175 90 nsec 
HOTE 1: A Fan ·ln 01 12 pel log i( sloge h possible by (onne<l ing two " G" output lerm illah in parallel and lea'ling one of Ih e suppiy voltage lerminal, (pin J) disconnected . 
DC Fan -Oul at 12So( reducu by 2 'or each SN Sl2 in parallel. 
NOH 2: A( Fan -Out : When fann ing -out inlo flip-flop clock puhe inputs IA( load) Ihe emiller -follower output on the SN SI3 $hould be used lor fon -ouB obove S Of 
fr equenci es above 500 KC 
NOTE 3: Inputs : 01 125°C, Vm = 0.22'1 for Vee = Jv, VJn = 0 JOv for Vee = 6'1; 01 - HOC, Vln =: 0.40, for Vee == 3'1, Vin = 0.50'1 for Vee = 6'1 . 
NOTE 4: Each inpu t tes ted separatel y: 01 125°(, Vm = 1.15'1 for Vee = 3'1 , Vin = 20'1 for Vee = 6'1; ot- HOC, V,n = 1.6'1 for Vee = 3'1 , V,n = 2.5'1 for 
Vee = 6'1 
NOTE 5; Switching lim e var iat ions can be opprox imoled from the curves showing propogulion dela y 'IS temperature usi ng Ih e SOme percentage change between two 
ombil!nlt empelo1u res 
NOTE 6: Thi s is the delay lime necessary to s'~e r a zero into eilhu Ihe R or S inputs 01 a flip-llop . 
SC0 72 65( t -2) 
TEXAS INSTRUMENTS 
INCORPORATED 
SEMICONDUCTOR . COMPONENTS DIVISION 
POST O F FIC E eo x 5012 • D AL L A S 22. TEX A S 
Figure 1-37 . Data Sheet fo r a Six-Input RCTL Gate 
(Types SN512, SN513) (Sheet 1 of 2) 
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TYPES SN 512, SN 513 
~fl1)&lr1/J) VlClltfllJlllIlrr®DIFFUSED SILICON "NOR" OR "NAND" LOGIC NETWORK 
SC07Z65(Z-Z) 
TYPICAL CHARACTERISTICS 
* 
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200 
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f---- t-1-7 V 200 
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, ~.-J-- N=I 
~ 
o 
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~ 50 - 100 -50 o 50 100 150 200 
AMBIENT TEMPERATURE _ °C 
EMITTER FOLLOWER OUT PUT CHARACTERISTICS 
0 15 
E 
I 
TA=25°C (CALTION
I
, AVERAGE 
\ DEVICE DISSIPATION -SHOU LD BE KEPT 
>-
~ 10 
BELOW 50 mw . ) 
1\ 
"" 
"" ::>
u 
2 
>-
::> 
0 
\ '\ 
1\ 
'\ ~ Vee=Ov 
0 
V =3v 
cc 
o 
OUTPUT VOLTA GE 
* 
u 
. 
c 
-"-
>-' 
5 
0 
Z 
Q 
~ 
0 
« 
~ 
* 
u 
E 
-"-
>-' 
5 
w 
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z Q 
~ 
0 
« 
~ 
PROPAGATION DELAY" TEMPERATURE 
500 
V =3" 
400 ee 
N = 5 
300 
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100 
0 
200 
AMBIENT TEMPERATURE _ oc 
PROPAGATION DELAY v, TEMPERATURE 
350 
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300 
~ V N~5 J--- j..--250 
V N =I j..-- I 200 
V V V I /' 150 
V 
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Vee = 3 ..... 1/ 
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____ V 
1/ 
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T EXAS INS T RUMENTS 
INCORPORATED 
SEMI CO NDU C TOR ·COMPONENTS DIVISION 
POST OFFICE BOX. 5012 . OALLA.5 22. TEl<.A.S 
Figure 1-37. Data Sheet for a Six- Input RCTL Gate 
(Types SN512), SN513) (Sheet 2 of 2) 
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If the device is to be interconnected within the same 
device family (only RCTL circuits) and is not to be used as an interface with discrete 
component circuits, the most useful electrical characteristics on the data sheet are 
propagation delay, loading, and power. 
(b). Power. As shmvn in the data sheet, the device is speci-
fied for 3-V and 6-V supply voltages (V CC). Although the maximum rating is given as 
8 V, the useful operation of the circuits should fall between the 3-V and 6-V limits. 
Within these limits, the device is designed to operate compatibly with the other RCTL 
devices. It is not intended to be "derated" by operating at a lower supply voltage. The 
supply voltage need not be precisely regulated, but it should be well filtered to prevent 
SWitching transients from upsetting the operation of the various logic elements. 
Power dissipation is specified for the "on" condition at 
room temperature (TA= 25°C). One should be aware that most of this power is dissi-
pated in the diffused silicon resistors of the circuit. This being the case, it can be 
expected that the power will be a function of temperature, in accordance with the tem-
perature-resistance characteristics of silicon. For this reason, it is not uncommon 
for the system power requirements to increase 20-to-30 percent when operated at 
-20°C, and to decrease approximately that amolmt at +80°C. 
(c). Propagation Delay. Both supply voltage and temperature 
play an important role in the propagation delay of the gate. In general, the delay 
decreases with higher supply voltage and lower temperatures. For this reason, the 
choice of the supply voltage may well depend upon the speed at which the system is 
required to operate. It can be noted in the propagation delay curves that loading also 
affects this characteristic. Increased loading lengthens the delay. 
Data on propagation delay can be presented graphically in 
a manner similar to that of Figure 1-38(a) and Figure 1-38(b). These graphs give a 
more direct relationship of the number of gates which can be connected in series between 
clocked flip-flops, plotted as a function of temperature and frequency of operation. 
The compilation of data was made with the consideration that collector outputs on the 
gates are used and that there is a load of five on each gate. Maximum clock-pulse 
frequencies will increase (average propagation delay will decrease) if the fan-out is 
less than five from each gate. Also, a clock-pulse frequency increase of 10-to-20 
percent can be realized if emitter-follower outputs are used. 
(d). Loading. The loading characteristics are extremely 
important for the proper operation of the circuit. Overloading the collector output will 
lower this output in the "off" condition and perhaps prevent the following gates from 
being properly saturated. 
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The data sheet for this device indicates that a maximum 
of 5 loads can be cOlmected to the collector output,and a maximum of 25 loads for the 
emitter-follower. These loads represent the dc fan-out of the device. To calculate 
dc loading, all gate inputs, the reset, set, preset, or clear inputs of the flip-flop are 
considered to be dc loads. A typical input of this type can be represented by a parallel 
combination of a 20 kQ resistor and a 50 pF capacitor, both cOlmected in series with a 
lN9l4 diode. This circuit is shown in the data sheet. When the output drives the clock 
pulse input of a flip-flop, ac loading occurs. The effect of this added capacitance 
(approximately 100 pF per clock-pulse-input) lim.its ac fan-out to a maximum of 5. If 
maximum dc fan-out of the emitter-follower is used, fan-out of the collector output is 
not available. 
( e). Other Applications. If the device is to be interconnected 
with discrete- com.ponent circuitry or with other microcircuits (Drr:,L, TTL), attention 
must be given to the other electrical characteristics shown in the data sheets. Among 
these are the input voltage that will insure turn-on and turn-off. The data on the out-
put voltage will be of interest if the output of the device is to be loaded with transistor 
circuits. The emitter-follower output characteristics are given in a data-sheet graph 
of the output current versus the output voltage, along with a statement of the maximum 
power output . 
( f). Special Notes. If any inputs to the gate circuit are 
tmused, they should be connected to circuit grotmd . This will prevent noise and leak-
age from inadvertently turning the gate "on. 11 
The construction of this gate causes a diode jUllction to 
exist between the input terminals and circuit grotmd or V CC. Depending UpoJ;1 the 
particular deVice, forcing the input below groLmd or above V CC will forward-bias this 
diode and possibly cause damaging current to be drawn. This diode is not shown on 
the gate I s equivalent circuit. 
b. Set-Reset Flip-Flop 
(1). Circuit Description. The RCTL flip-flop is shown in Figure 1-39. 
This is a synchronous device with a clock- pulse input. The steering inputs are labeled 
Rand S. The outputs are Q and Q, (sometimes designated "1" and "0"), with Q * and 
Q * available as emitter-follower outputs. Also shown in this circuit are "preset" and 
"clear" inputs for setting the logic state of the device. 
The truth table for this flip - flop is shown in Table 1-5. In dis-
cussing the flip-flop, negative logic will be used. That is to say, a logical "1" will be 
a "low" voltage and a logical" 0" will be "high. 11 The truth table shows the condition of 
the set (8) and reset (R) inputs prior to the clock pulse (in), and then the condition of 
the Q output after the clock pulse (tn + 1)' 
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Figure 1-39. Schematic of RCTL Type R-S Flip-Flop 
Table 1-5. Truth Table for Type R-S Flip-Flop 
t 
n tn + 1 
R S 
0 0 Qn 
0 1 1 
1 0 0 
1 1 Inde te rminate 
The logical operation of this device is such that when both the 
Rand S inputs are "high" (logical "0"), the flip-flop will not change states. If the R 
input is llhigh" and the S input is Illow, 11 the device will go to the 1111 1 state after the 
clock. Reversing the condition of the Rand S inputs will reverse the output after the 
clock. 
The condition where both the set and reset are "lowll (logical 11111) 
must be avoided. The output after clock for this condition is indeterminate. The Q 
output may go to a logical I10nell or 11 zero. 11 The logic equation for this flip-flop is: 
Q Sn -n Qn = + R . 
n + 1 
(4 ) 
where 
R = S = 1 is forbidden 
(2), Circuit Analysis. To gain further insight into the logical 
operatjon of the RCTL flip-flop, it is necessary to analyze the circuit shown in Fig-
ure 1-39. The basic flip-flop consists of the transistors Q2 and Q5' with the appropriate 
R-C cross coupling, The steering inputs to the Q2 side consist of Q1' R1 , R2 and 
(CR)l' Capacitors C1 and C2 represent the clocking capacitors. Transistors Q3 and Q6 are the llpreseVl and llclearll transistors, respectively. The output complementary 
emitter-follower circuitry is the same as for the RCTL gate previously described. 
Momentarily placing the llpresetll input llhighll will place the 
flip-flop into the 11111 state, with Q2 turned I10nll and Q5 turned I10ff. 11 Now assume that 
the llresetll input has a IlloWll voltage (11111) and the llseVl input is high (110 11 ). If the 
clock pulse signal is Illow , 11 the clock capacitor will be uncharged. When the c lock 
pulse arrives (a positive-going pulse) the capacitor will charge on the leading edge of 
the pulse, through Ri and (CR)l' The polarity of this pulse will be nega tive on the 
side next to the cathode of the (CR)2' with respect to the clock pulse input terminal. 
Now, when the clock pulse signal becomes a "lowll voltage, the charge on the capacitor 
will forward~bias (CR)2 and turn 110ffll Q2' This will change the state of the flip-flop, 
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disclosed: 
From the action of this circuit, several important points are 
• The clock line should remain "low" Lmtil clocking of the 
flip-flop is intended. (This will reduce noise suscepti-
bility) . 
• The flip-flop will be clocked on the negative-going trans-
ition of the clock signal. 
• If both the Rand S inputs are "low," the clock pulse will 
try to switch both sides of the flip-flop "off. 11 
• Since the clock capacitor is charged to the difference in 
potential between the clock sig11al and the steering input, 
it is possible to change the state of the flip-flop if the 
clock signal is exceptionally "high" with respect to the 
logical" 0" state of the steering inputs, even if the 
steering inputs are moderately "high. 11 
(3) . Use of the Data Sheet 
(a). General. The general philosophy expressed in the dis-
cU1?sion of the data sheet used for the RCTL gate should also be applied to the data sheet 
of the flip-flop. That is, if the device is to be cOlmected only within the device family 
(RCTL), the important characteristics are power dissipation, loading, and propagation 
delay. For a typical RCTL flip - flop data sheet, see Figure 1-40. 
(b). Power. The figure for power dissipation is used to 
evaluate the system power requirements. The statements previously made in the dis-
cussion of the RCTL gate concerning the effect of temperature on the change in power, 
hold equally well for the flip-flop. It should be remembered that the flip-flop's power 
disSipation is continuous, whereas the gate power was specified for the "on" condition. 
Thus, duty-cycle correction does not apply in the case of the flip-flop power calculations. 
(c). Loading . The data sheet specifies the maximum de fan-
out for both the collector output and the emitter-follower output. Since the opposite 
side of the flip-flop constitutes a load for the output, the fan-out will naturally be less 
than for the RCTL gate. If flip-flop loads are exceeded, not only will the devices that 
are acting as the load be starved, but the flip-flop transistors will not be properly 
saturated. This causes the flip-flop to be noise sensitive, and when the device is 
clocked, noise may cause illogical operation of the device. 
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TYPES SN 510 , SN 511 
* B(fJ)1&1t1!lJ fliJllllltGTlT/llff ® DIFFUSED SILICON BISTABLE NETWORK 
NETWORK CHARACTERISTICS 
absolute ma ximum ratings 
Supply Voltage a Volts 
a Volts Input Voltage (Set and Rese t) 
Clock Pulse Voltage . a Volts (positive pulse) 
Operating Ambient Temperature Range 
Storage Temperature . 
n e twork e lectrical character istics 
Network Dissipation 
(T A 25°(; Fan-Ouf 0) 
loading 
Outputs Q & Q on SN 510 & SN 511 
DC fan·Out (NOTE 1) 
Outputs Q ' & Q* (Emitter Follower -
available only on SN 511) 
DC ~on·Out 
Input Voltage 
Typical Clock Pulse Voltage. iTA 
(See curves on Page 3) 
CP Frequ ency 100 KC 
" 100 nsec 
PW 500 nsec 
Vs (S or R steered input voltoge ) 
Preset Voltage, ITA 125°C) 
iT A _55°( ) 
Set or Reset Voltage, iT A 125°C) 
25°() INOTE 2) 
(See curves on Poge 3) ITA 55°C ) 
Output Voltages 
Output Q & Q on SN 510 & SN 511 
OFF level IT A 
iTA 
iTA 
ON leve l iT A 
125°C; N 
125°(; N 
55°C ; N 
125°C) 
01 
4 ) 
4 ) 
(T A - - 55°CI 
Outputs Q ' & Q ' (Emitter Follower -
ovoi loble only on SN 511) 
OFF level (T A 
ON l eve l IT A 
125°C; N 
125°() 
20) 
Min 
0.35 
1.15 
1.6 
1.15 
1.6 
2.2 
1.15 
1.60 
1.5 
Vee 3V 
Typ Max 
2 
20 
1.7 
0 .22 
0.40 
0.22 
Min 
0.40 
2.0 
2.5 
2.0 
2.5 
4.1 
2.0 
2.50 
3.8 
- 55°C to 
- 55°C to 
Vee 6V 
Ty p Max 
7 
4 
20 
2.7 
0.30 
0.50 
0.30 
125°C 
125°C 
Units 
mw 
Volts 
Volts 
Volts 
Volts 
Volts 
Volts 
Volts 
Volts 
Volts 
Volts 
Volts 
Volts 
NOT E 1 A( Fon -Ou l When lanning -oul in lo flipllop dock pulse ;npuh IA( load) the emiller-fol'ower outputs on the SN 511 should be used for fon -auls above 5 or 
frequendes above SOO 1('(. 
NOTE 2 Th e dock pul~e must olways be pOSIII''It aboye the leYel of Pin 7 The volues listed are ronges of typi{al do{k pulse voltages. 
~ TEXAS INSTRUMENTS INCORPORATED SEMI CONOUCT OR·CO M PO N E N TS DI V ISI O N P'OST OFFICE BOX 5012 • DALLAS, TEXAS 75222 
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Figure 1-40. Data Sh eet for a Typical RCTL Flip - Flop 
(Types SN510, SN511) (Sh eet 1 of 2) 
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TYPES SN 510, SN 511 
~f!J)&l!1!JJ fllJl!1ilj.f!IJlllIl!~ ® DIFFUSED SILICON BISTABLE NETWORK 
switching time <T A 2Soc; N 0 ) (NOTE 3) 
f 40 KC, PW S !,sec, I, 100 nsec 
Delay Time (Id ) 
Rise Time Or) 
Storage Time (t, ) 
FollTime (t,) - ---
Time to Reach a Voltage '-0--'5=-e-I -o--
~op rl, ') (NOTE 4 ) 
repetiti on rat e INOTE 5) 
Clock Pulse, Pulse omplilude rPOSilive) 2V 
Pul se Wid,h 500 nsec 
Fall Time 100 nsec 
-----
V<;e == 3V 
Min Ty p 
Pulse Amp _ 2v 
300 
~ 
--120 
l.S 
300 
0.8 
Vee - 6V 
Ma x Min Typ Max Units 
Pulse Amp == 4v 
SOO 170 300 nsec 
SOO lS0 SOO nsec 
200 120 200 osee 
2 .S 1.5 2.S JLsec 
600 300 600 nsec 
me 
, 
II 
HOTE 3 Thert IS no exlernol load on Ih e flip ·Flop outpuls as specifird Triggering OC(UIS 01 Ih e negot ive edge 01 pulse as shown on woveforms . 
NOTE ~ Th is is Ihe delay lime MCtHQ,y to \tef.f a wo into titne! the R Of S inpuls 01 onothel Ilip·Hop 
NOTE S Th lS repel' lion rol e is on Indicotion 01 Ihl! ma ximum !tSolullon of the nelwJ(k wh en N = O. Wilh Icoding. propago tion del ay (Ulves indico te Ihe lime required 
10 leoch logIC levels. 
SWITCHING TIME VOLTAGE WAVEFORMS TYPICAL CHARACTERISTICS 
CLOCK PULSE VOLTAGE YO AMBIENT TEMPERATURE 
TESlING CONDITIONS Vee Jv 
TA 25°C, 
(NO TE 2) ~ CONNECT fO Q (T FLIP-F LOP CONNECTION) 
· CONNECT fo 6 ~ 
~ 
C. P. I, 100 nsec 
PW 500 me< I I. 
V; 
r 100 kc 
V, (5 or if 51eered input vo ltage ) Jv 
I V 
~ ____ PW 
· 
4 
+ ~ r- ~ u 
.!1 
u 
CLOCK I 5 
PULSE .5 
Ov i \ 
) 2v r--
V - V, I v j 
Min Clock 
Pulse Voltage 
-50 50 100 150 
90% Ambient Temperature - O( 
Voff 
C 0 PULSE 0 G L C~ V LTA E v, AMBIE",T TEMPERATURE 
TURN OFF 
OUTPUT WAVEFORM 
10% 
Vee 6v 
C. P. If ::: 100 nsec 
Von 
" 
" 
>, 
~ \0 
PW 
500 me< I I I r 100 kc 
V, ( S" or R Heered input voltoge) 
~ 
'-
· 
VoH ~ 
90% ~ u 
0 
TURN ON u 
OUTPUT WAVEFORM 
..J E 4 , 10% ~ 
Von ~ 
f, -l 
l-I-- - Vs =6 ... 
-r--r--- V~ = 4v 
) 2v 1 
Min Clock 
Pulse Voltage 
PROPAGATIO DELA Y, -50 50 100 150 
fp ~ 2 
Ambienl T empero1ure - °C 
SC07270 (2-2 ) 
Figure 1-40 . Data Sheet for a Typical RCTL Flip-Flop 
(Types SN510, SN511) (Sheet 2 of 2) 
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If the flip-flop is connected to discrete-component circuitry 
or other families of microcircuits, . the other characteristics listed on the data sheet 
become important and useful. Careful attention should be paid to the maximum or mini-
mum voltages specified for "preset," "clear," "set" and "reset. " 
(d). Inputs. The sensitive areas [or the RCTL flip-flop lie 
in the "preset," "clear" and 11clock" hmctions. 
(!). Preset and Clear. The basic operation of the syn-
chronous flip-flop is dependent upon the fact that the device will not change state lmtil 
the occurrence of a clock pulse. The circuit will then remain in this state lmtil the fol-
lowing clock pulse (depending upon the steering input). The 11preset11 or 11clear11 inputs 
will, however, change the state of the flip-flop at any timo that these inputs exceed the 
dc noise margin. For this reason, these inputs should be as free of noise and decoding 
spikes as possible. If the inputs are not used, they should be cOlmected to grolUld. 
More problems have arisen from the use of 11preset11 and "clear" inputs than from any 
other Single flUlction. 
(~) . Clock. The clock input to the RCTL flip-flop must 
meet several special requirements to insure best system operation. As previousLy 
mentioned, the clock pulse is a positive-going sig11al. The flip-flop triggers on the 
trailing edge o[ this pulse. The clock sig11al should be normally 1110w , 11 with an 110n" 
time of not less than 1 fJ.s. Typically, the clock pulse should be less than 5 fJ.s in 
duration. The fall time of the pulse should be less than 500 ns. The clock pulse should 
not occur when the 11 preset" or 11clear11 inputs are 11high, 11 and it should not occur until 
after the propagation of the 11setJ1 and llreset11 inputs. 
If at all pOSSibLe, the clock-driver circuit should be 
used for driving the flip-flops. The H.CTL clock driver provides aLL the necessary 
requirements for the flip-flop with respect to waveshape and amplitude, and is designed 
with a high a-c loading capacity . A typical data sheet [or the clock driver is shown in 
Figure 1-4l. This particular device is designated the SN517. 
According to the data sheet, the device is capable 
of driving 20 flip-flop clock inputs. The input-output polarity is noninverting. To 
prevent the maximum am.plitude o[ the output from exceeding the requirements o[ the 
flip-flop, terminal 7 must be tied to terminal 9 . 
c. Applications Summary 
As a quick l' ference, the generaL application rules [or the H.CTL cir-
cuits are repeated here. For the RCTL gate circuits, the rules are: 
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TYPE SN517A 
DIFFUSED SILICON "CLOCK DRIVER" NETWORK 
absolute maximum ratings over operating free-air temperature range 
Supply Voltage, Vee (See Note 1) 
Input Voltage, V" (See Notes 1 and 2) 
Operating Free-Air Temperature Range 
Storage Temperature Range 
NOTES: 1. Voltage volues or. with respect to nttwork ground terminal. 
2. Input signals musl be zuo or positivI! with respe<l to network ground I!rminol. 
electrical characteristics 
TEST CONDITIONS 
Vee - 3 v 
PARAMETER MIN TYP MAX 
Network Dissipation O utput low , TA - lSoC 7 .5 
Output High , TA = 2SoC 3.5 
Fan-In T A - -SSoC to 125°C 1 
D-C Fan·Out lA = - SSoC to 125°C 0 
- A-C Fon-Out (See Note 3) TA = - SSGC to 125°C 20 
Input Voltage That 
Will Ensure 
OFF l evel TA = 125°C 1.15 
TA = -55°C 1.6 
ON level TA = 125°C 0 .22 
TA = -SSoC 0.4 
Output Voltage 
OFF Level T A = 125°(, Vout not clamped, Fan·Out = 0 2.5 
T A = 125°(, Vout clamped, Fan-Out = 0 0.95 1.25 
TA = _55°(, Vout clamped, Fan-Out = 0 1.25 1.65 
ON Level TA =125°C 0 .22 
TA = -SSoC 0.22 
+ 8v 
Vee 
-55°C to 125°C 
- 55°C to 125°C 
Vee - 6 v UNIT 
MIN TYP MAX 
33 mw 
18 mw 
1 
0 
20 
2 v 
2.5 v 
0.3 v 
0 .5 v 
5 v 
1.4 2.1 v 
1.7 2.6 v 
0.3 v 
0.3 v 
NOTE J: When driving clock inpulS of SNS10A, SNSllA, SHS10l , or SHS111 , pin CD of the SNS17A should be grounded (clamped) to limit the output voltoge . When driving 
SHS1l2 or SHS1l3 do(k inputs, oUlput voltage should nol be clamped and pin (!) should be (onnetled 10 Vee' 
SC07271 (1-2) 
TEXAS INSTRUMENTS 
INCORPORATED 
SEMICO NDU CTOR-COMPONENTS DIVISION 
POST OFFICE BOX 5012 • DALLAS. TEXAS 75222 
Figure 1-41. A Typical Data Sheet for an RCTL Clock Driver 
(Type SN517 A) (Sheet 1 of 2) 
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TYPE SN517A 
DIFFUSED SILICON "CLOCK DRIVER" NETWORK 
switching characteristics, fA = 25°C, a-c fan-out = 20, You. not clamped 
PARAMETER 
td Delay Time 
' r Rise Time 
t. Storage Time 
t, Fall Time 
schematic 
Figure 1-41. 
---
TEST CONDITIONS vee = 3 V , vln = 2 v t-TYP - - MAX 
Inpuf signal: tr = t f = , 00 nsec, 
300 500 
300 500 
tp = 2 Jlsec. f = 100 kc. 200 300 
See Figures 1 and 2 0 .6 1.4 
CIRCUIT DIAGRAM 
Q) Vee 
Vee - 6 V, vin - 4 v UNIT TYP MAX 
180 320 nsec 
300 500 "sec 
140 240 nsec 
0.8 1.6 fl sec 
,,----+------00 Vau, 
CV GND CLAMP 
NOTES: I. ~olted connection shows clo~ed condition. 
2. Pl m Q), ®, @, end f...1...0 - no internol connec ti on . 
3. Do nol make external connection of pin ®. 
TEXAS INSTRUMENTS 
INCORPORATED 
SEMICONDU CTOR-COMPONENTS DIVISION 
~OST OFFICE BOX SOU • DALLAS. TEXAS 75222 
A Typical Data Sheet for an RCTL Clock Driver 
(Type SN517 A) (Sheet 2 of 2) 
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• Unused inputs should be connected to circuit ground . 
• The voltage level of the input signals should not be forced 
below groLUld nor exceed the V CC voltage . 
• The fan-out capability should not be exceeded . 
The general application rules for the RCTL flip - flops are: 
• The steering input of R ::: S ::: 1 is forbidden . 
• The clock should be a positive-going pulse, with the 
negative transition being used to trigger the flip - flop . 
• The clock signal should be normally , low." The pulse 
should have a minimum I-J-Ls "on" time . 
• In the "high" condition, the maximum vo ltage of the clock 
pulse should be limited so that the excess over the value 
of the" set" or "reset" inputs does not exceed the amolmt 
specified in the data sheets . 
• The "preset" and "clear" inputs should be "clean" - no 
spikes or other noise . 
• The "preset" and "clear" inputs should not be "high" at 
the same time as the clock input. 
• The fan-out capabilities should not be exceeded . 
3. DTL Type Circuits 
a. Gate 
(1). Circuit Description . A baSic DTL gating element is shown in 
Figure 1-42. This is a 3- 1nput NAND/ NOR gate . The actual microcircuit usually con-
tains several gates within the same die and package . The input diodes Dl through D3 
and resistors Rl and R2 form the AND fLUlction of the circuit. The output is taken off 
the collector of the inverting tranSistor, Q2' which provides the NOT fLmction . Tran-
sistor Q1 provides additional drive current for the output transistor, Q2 ' 
(2) . Circuit Analysis . The logic equations for the circuit are given 
in Figure 1-43. If anyone or more of the inputs is at a "low" voltage level, the respective 
input diode wi ll be conducting in the forward direction . Current will be flowing through 
Rl and R2 and out from the input and into the dr lving source. The volLage at the base 
of Q1 is low enough to keep transistor Ql cut " off" ; thus, transistor Q2 will be in the 
"off" state . This provides a "high" voltage at the output. 
I-III -42 
R2 
1.75 KQ 
Vee 
R4 
R1 6 K P. 
2 K 
0 OUTPUT 
A 
INPUT B 
0 3 R3 
C 5 K. 
se0 7273 
Figure 1-42 . Sch ematic of a Basic DTL Gate 
POSITIVE (NAND) LOGIC 
D == A·B · C 
D == A+B + C 
se0 7 2 7 4 
Figure 1-43 . Logic Diagram for DTL Gate 
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When all of the inputs are at a "high" voltage level, transistor 
Q1 is turned lion" by the bias resistors R1 and R2 . Transistor Q1 turns "on" transistor 
Q2, bringing the output to a "low" voltage level. 
(3). Use of the Data Sheet 
(a). General. Using the data sheet (Figure 1-44) for the 
SN15930 microcircuit, the electrical characteristics of the DTL gate will be discussed. 
The S 15930 is a dual 4-input NAND/ NOR gate with expander nodes on the input for 
increasing the fan-in capabilities. 
(b). Power. The recommended operating conditions are: 
supply-volta ge range of 4.5 to 5.5 V, and maximum fan-out of 8 from each output. 
Even though the circuit has a maximum supply of 8 V with respect to grolmd and would 
operate at other voltages, the circuits have been characterized for operation between 
.. :I:. 5 V and 5.5 V and should be operated within this range. Each electrical character-
istic is tested at the worst-case supply voltage. The fan-out of 8 means that 8 identical 
inputs can be driven from one output. 
(c). Output Voltages 
(l:). General. The first two parameters listed are the 
logical" 0" and logical "l" voltage levels at the output. Even though the circuits are 
tested at different temperatures, only the worst-case test will be discussed, since it 
is the one that must be considered in system desig11. 
(~). "On" Level. The output "on" level, V out(O)' 
worst-case occurs at + 125°C. All of the inputs (except the expander node) are con-
nected to l. 7 V. Maximum fan-out is connected to the output indicated by the 10.8 mA 
sink current. The output voltage is tested for a maximum voltage of 0.45 V: the cir-
cuit is rejected if the voltage is greater. 
(~). "0££" Level. The output "off" level, V out(l)' 
worst-case occurs at 25°C and 125°C. Each input, one at a time, is connected to a 
0.5 V supply (125°C) and the output is tested for a minimum voltage of 2 . 5 V. There-
fore, for the SN15930, eight "off" level tests are performed for each test temperature. 
Again, the outputs are loaded with maximum fan-out. If the output voltage is lower 
than the minimum limit, the circuit will be rejected. 
(~). Testing the Level. One important aspect used in 
testing the voltage level is the difference between the voltage test level applied to the 
inputs, and the test limit. For example, the "off" voltage is tested for a minimum of 
2.5 V, but for the output "on" level test, an "off" level voltage of l. 7 V is applied to 
the inputs. This difference of O. 8 V insures the logic operation for system variations 
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schematic (each gate ) 
1.75 K It 
OUTPUT 
5 k!! 
IN PUTS (,ND 
EXPANDER 0------' 
NODE Componen t values shown ore nominal 
recommended operating conditions 
Supply Vol 'oge Vre 
Maximum Fan- Out From Each Output . 
electrical characteristics 
PARAMETER TEST FIGURE 
V ooltol 
log ical 0 output 
I vol tage (on le ve l) 
-
V oul/ll 
l ogical 1 output 
2 vol'oge (off levell 
t EI ponder nodei ore open unless olhelwise nO led 
SC0 7 2 75 (1-2 ) 
TYPE SN1S 930 
DUAL 4-INPUT NAND/ NOR GATE 
Vee 
®®®®®00 
CD0CDCDCDCDCD 
GND 
positive logic 
8 = 9'10'12'13 
. 4 .5 V '0 5.5 V 
. . . . 8 
TEST CONDITIONS t MIN MAX UNIT 
Vee = 4.5 V, V,n 1.9V, 
I' lri = 12 mA, TA = 25°( 0.4 V 
---
-- ---
Vee = 4.5 v , V,n = 2.1 V, 
0 .4 V 
lunk = 11 .4 mA, TA = _55°( 
--
Vee = 4.5 V, V,n = 1.7 V, 
0 .45 V I"nk = 10.8 mA, TA = 125°( 
-
-
Vee = 4.5 V, v ,n = 1.1 V, 
I ' ~d = -0.12 mA, TA = 25°( 2.6 V 
- -
Vee = 4.5 V, V,n 1.4 V, 
I ' ~d = -0. 12 mA, T A = - 55°C 2.5 V 
--- --- ---
-
Vee = 4.5 V, V,n = 0 .8 V, 
I J~d = - 0.12mA, TA 125°( 2.5 V 
TEXAS INSTRUM ENTS 
INCORPORATED 
SEMICO NDU C T OR -COMPONENTS DIVISION 
POST OFFICE BOX 5012 • DALLAS, TEXA S 75222 
Figure 1-44 . Data Sheet for a DTL Gate (Type SN15930) 
Dual Four-Input NAND/ NOR Gate (Sheet 1 of 2) 
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TYPE SN15 930 
DUAL 4-INPUT NAND/NOR GATE 
e lectrical characte ristics (continued ) 
PARAMETER TEST FIGURE 
logical 1 output 
Voulll) voltage loff levell 
with low voltage 3 
at ex pand er input 
node, Vin X 
Logicol 1 level input 
l,n(1) current 4 
logicol 0 leve l input 
' m(OI 5 cu rrent 
10111 (1) 
Output reverse 6 
current (off leveD 
Short-circuit 
los output curren t 7 
logical ° level 
leqQI supply current 8 
(bolh gale s) 
l ogical 1 level supply 
leC(tI current at maximum 9 
Vee (bolh gales) 
sw itch ing characterist ics, Vee = 5 V, TA = 25 ° C 
PARA METER TEST FIGURE 
'PdIO) 
Propagation delay time 
to logical 0 leve l 
Propaga tion delay ti me 
51 
' pd(1) to logical 1 level 
t Ellponde. nodes Ofe open unless olhuwise noted 
SC07276 (2-2 ) 
TEST CONDITIONS t MIN MAX UNIT 
Vee 4.5 V, V - 1.8 V, ,n x 2.6 V 
I'ood = - 0.1 2mA, TA = 25°C 
Vee = 5.5 V, Vln = .4 V, 2 p A TA = 25°C and _55°C 
Vee = 5.5 V, Von 4 V, 5 p A TA = 125°C 
Vee 5.5 V, Vln - 0, V. = 4 V, 
- 1.6 mA 
TA - 25°C and _55°C 
Vee = 5.5 V, V,n 0, V. 4 V, 
TA = 125°C -1.5 mA 
Vee VOO ' 4.5 V, TA 25°C 50 I, A 
Vee = 5.5 V, Vout = 0, 
TA = 25°C 
Vee 5.5 V, V00 1 0, 
TA - 55°C 
Vee 5.5 V, V 001 0, 
TA = 125°C 
Vee 5 V, TA 25°C 
Vee 8 V, TA 25°C 
TE ST CONDITIONS t 
R, - 400 !!, C, 50 pF 
R, 3.9 k!!, C, 30 pF 
- 0.6 - 1.34 mA 
- 1.34 mA 
- 1.3 mA 
6.5 mA 
5.5 mA 
MIN MAX UNIT 
10 30 ns 
25 80 ns 
TEXAS INSTRUMENTS 
INCORPORATED 
SEMICONDUCTOR -CO MPONENTS DIVISION 
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222 
F igure 1-44 . Data Sh eet fo r a DTL Ga te (Type SN1 5930) 
Dual Four-Input NAND/ NOR Gate (Sheet 2 of 2) 
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and guarantees an 0.8- V noise immunity. The same is true for the "on" level test, 
where an "on" level of O. 8 V is applied to the input, and the test limit is O. 45 V. 
However, only 350 mV difference between input and test limit is used during this test. 
Additional tests are performed on the expander inputs. 
(d). Input Currents. The input currents are tested for each 
input at the logical "1'1 and logical "0" levels. The logical "1" level input current, 
Iin(l)' is tested with V CC = 5.5 V and input voltage Vin = 4 V. The high test-voltages 
insure worst-case conditions. Actually, this is a measurement of the input-diode 
leakage current. The worst-case limit is 5 uA, and for a fan-out of 8 , the output must 
be capable of supplying -10 uA of current. This is well below the test of 0.12 mA used 
for the "oU" voltage test. 
The logical "0" level input current, Iin(O)' is tested with 
V CC = 5.5 V, and Vin = 0 V. The maximum limit for this test is 1. G mAo This indi-
cates that for a fan-out of 8, the output must sink 12.8 mA of current. A current of 
12. mA is somewhat higher than the test conditions for the "on" level voltage test. 
Sincc this is a 'worst-case condition, it probably could never be duplicated in system 
desig11. However, this does seem to indicate that for a high reliability application, 
the maximum fan-out should be derated . 
The previously described tests are used to provide the 
correct dc interface parameters for a microcircuit. Other tests are performed to 
insure the device will operate within the intended application. A short-circuit output 
current test insures that the device will not be destroyed if the output is shorted to 
grOtUld. 
The supply current is tested to give an indication of the 
maximum amolUlt of supply power needed within a system. 
(e). Propagation Delay. The switching characteristics are 
measured at 25°C. The propagation delay times are a f-unction of temperature, fan-out, 
load capacitance, and V CC. H would be impossible to use all of these variahles to test 
the switching times. Instead, the switching times are tested under worst-case con-
ditions (except for temperature). The maximum limits are considered adequate under 
normal system conditions. To insure a more reliable system, the circuits should not 
be operated close to their maximum limits. 
b. Flip-Flop 
(1). Circuit Description. A data sheet for the DTL flip-flop cir-
cuit is shown in Figure 1-45. The 948 master-slave flip-flop has AND gate inputs to its 
master section, which are controlled by the clock puls~. The clock pulse also regu-
lates the state of the coupling transistors which connect the master and the slave 
sections. The sequence of operation follows this order: as the clock pulse starts 
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logic 
to 
5, 5, C, 
a x a 
a x x 
x a a 
x o- x 
a x 1 
X a 1 
1 1 a 
1 1 X 
1 1 1 
NOTES 1 'n 
2. ln '1 
TRUTH TABLES 
R·5 MODE 
'n"'-, 
C, 0 
x O n 
0 O n 
x On 
a O n 
1 a 
-
1 a 
---
x 1 
a 1 
1 Ind eterminate 
bI t lime befole dock pulse 
bil lime a ft er d ock puhe 
-
-
J·K MODE 
to t n-t- 1 
5, C, 0 
0 a On 
0 1 a 
1 a 1 
1 ~Qn 
_L--_ 
TYPE SN15 948 
FLIP-FLOP WITH SET AND CLEAR 
Vee ®®®®®00 
CDCDCD G> CDCDCD 
GN D 
He - No internol connect ion 
positive logic 
l ow input to So sets Q to logicol 1 
1 X Indi(G te~ thol tdhu Q togi(QI l 
pruenl 
logicol 0 ma y be 
4 LogICal 1 if mOl! pout I'll! Ihon loglc ol O. 
S For optlOllon in Ihe J K mode (onnec t Sl to is and (2 10 O. 
recommended operating conditions 
Supply Voltage Vee · . 
Maximum Fon·Out From Each Ouput 
electrical characteristics 
PARAMETER 
Logical 0 o utput 
V"""oI voltage (on leve l) 
atO orO 
Logicol 1 output 
Vout (11 vol tage (off le vel) 
a t O orO 
-
lep,ol 
log ical 0 leve l clock·input 
forward current 
log ica l 1 leve l cl ock-input 
'CP(11 reverse current 
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TEST 
FIGURE 
27 
and 
28 
12 
29 
30 
TEST CONDITIONS 
Vee = 4.5 V, V, = 1.1 V, 
V = 4.5 V, I ,,,. = 13.6 mA, 
Vee - 4.5 V, V, = 1.4 V, 
V = 4.5 V, I ;". = 13 mA, 
Vee - 4.5 V, V, = 0.8 V, 
V, = 4.5 V, I"". = 12.3 mA, 
Vee = 4.5 V, V, = 4.5 V, 
I, .. = - 0.12 mA, TA = 25°C 
Vee - 4 .5 V, V, = 4 .5V, 
~ .. d = - 0.12 mA, T = - 55°C 
Vee - 4 .5 V, V, - 4.5 V, 
""d = - 0.12 mA, T", = 125°C 
Vee = 5.5 V, V," = 1.1 V, 
T = 25°C 
Vee = 5 .5 V, Vin = 1.4 V, 
~A = - 55° C 
Vee = 5.5 V, V ,n = 0 .8 V, 
T = 125°C 
Vee = 4 V, Vep = 4 V, 
T = 25° C and - 55°C 
Ver: = 4 V, V rp = 4V, 
V,= 1.9V, 
T = 25°C 
V, = 2.1 V, 
T = - 55°C 
V, = 1.7 V, 
T = 125°C 
V, = 1.1 V, 
V, - 1.4 V, 
V, - 0.8 V, 
Vcp = 0, 
Vcp = 0, 
Vep = 0, 
T = 125°C 
. 4.5 V to 5 .5 V 
9 
MIN MAX UNIT 
0 .4 V 
0.4 V 
0.45 V 
2.6 V 
2.5 V 
2.5 V 
-2 .56 mA 
- 2.56 mA 
- 2.2 mA 
10 ~A 
20 ~A 
TEXAS INSTRUM ENTS 
INCORPORATED 
SEM ICON DU C TOR -CO M PO N EN TS D I V I SI O N 
P OST OFFICE BOX 5012 • DALLAS. TEXAS 75222 
Figure 1- 45 . Schematic of a DTL Flip- F lop (Type SN159 48) (Sh eet 1 of 3) 
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TYPE SN15 948 
FLIP-FLOP WITH SET AND CLEAR 
electrical characteristics (continued) 
PARAMETER TEST FIGURE 
logical 1 level 
lin/ 'I synchronous·input current 15 
' IOIO! 
logical 0 level 31 
synchronous-input current 
110/11 
logical I level 32 
asynchronous-input current 
log ica I 0 level 
' 10101 asynchronou s-in put current 33 
los Short-circuit output current 18 
Icc. logical 0 level supply current 19 
Icelll 
Logical 1 level supply current 20 
at maximum V r:c. 
switching characteristics, Vee = 5 V, T. 
PARAMETER TEST FIGURE 
t pd (O) 
Propagation delay time 
to logicol 0 level 
Propagation delay time 
52 
tpd (1) to log ical I level 
5C0 7278 (2-3) 
TEST CONDITIONS MI N MAX UNIT 
Vee - 5.5 V, Von - 4 V, 2 pA T = 25'C and - 55'C 
Vee = 5.5 V, V" = 4 V, 
T = 125'C 5 
pA 
Vee - 5.5 V, Von - 0, V, _ 4V, 
Vep = 4V, T A = 25'( and _55'( 
-1.07 rnA 
Vee = 5.5 V, V" - 0, V, _ 4V, 
-I rnA 
Ve p = 4 V, T = 125' ( 
Vee = 5.5 V, V" - 4V, V, - 5.5 V, 2 pA 
T A = 25'( and - 55'C 
Vee = 5.5 V, V" = 4 V, V, - 5.5 V, 
T = 125'C 
5 pA 
Vee - 5.5 V, V" - 0, 
-2.4 rnA 
T = 25'C and - 55'C 
Vee = 5.5V, V = 0, T = 125'C - 2.1 rnA 
Vee - 5.5 V, V,. - 5.5 V, 
- 2.1 - 3.96 rnA 
VOU ' = 0, T A = 25'C and - 55'C 
Vee - 5.5 V, V" - 5.5 V, 
Vou ' = 0, T = 125'C 
-3.54 rnA 
Vcc = 5V, T = 25'C 16.2 rnA 
Vee = 8V, TA = 25'C 16 rnA 
TEST CONDITIONS MIN MAX UN IT 
R, = 330 (I, C l = 50 pF 65 n. 
R, = 2 kn, C l = 30 pF 75 n. 
TEXASJNSTRUMENTS 
IN COR PO RA TE D 
SEMICONDUCTOR -CO MPONENTS DIVISION 
POST OFFICE BOX 5012 • DALLAS, TEXAS 752 2 2 
Figure 1- 45. Schematic of a DTL Flip- Flop (Type SN15948) (Sheet 2 of 3) 
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schematic 
Q 
6 
2 kO 
NOM. 
NOTE: Pins Ci).(!)ond @-nointernoICOnne(tion. 
SC07279(3-3) 
TYPE SN15 948 
FLIP-FLOP WITH SET AND CLEAR 
ao 
NOM. 
~ TEXAS INSTRUMENTS INCORPORATED SEMICONDU C T O R ·COMPON E NTS DIVISION POST OFFICE BOX 5012 • DALLAS, TEXAS 75222 
Figure 1-45 . Schematic of a DTL Flip-Flop (Type S 15948) (Sheet 3 of 3) 
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"high, " the slave portion is isolated from the master. When the pulse reaches a cer-
tain height, information from the AND gate inputs are entered into the master portion. 
As the clock pulse starts down, the AND gate inputs are disabled, and, as the pulse 
reaches a "low" level, the information is transferred from the master to the slave. 
As shown by the truth tables of Figure 1-45, the 948 flip-flop can 
be operated in either the R-S or J-K mode. A J-K flip-flop toggles whenever its inputs 
are both at the logical "1" ("high" voltage) level. Whereas, if both inputs are "high" on 
an R-S flip-flop, the output is indeterminate. This indeterminate state is undesirable in 
many system applications. The J - K operation is accomplished by connecting the Q out-
put to the C2 input and the Q- output to the S2 input. The J -K flip-flop is an R-S flip-flop 
that has its input gating activated by its outputs, which caus es the flip-flop to toggl e 
when C1 and Sl are boLh at the logical" 1" level. 
(2). Electrical Tests. The electrical characteristic for the flip-
flop is presented in Figure 1-45. Much more testing is necessary for the flip-flop than 
for the baSic gate. There must be sufficient testing to insure that the circuit performs 
according to the truth tables. To insure compatibility with the gating elements, the 
flip-flop is tested to the same logical "1" and logical "0" voltage levels. 
Note that the input current to the clock is approximately twice 
that of thc baSic gate. Therefore, when using a basic gate to drive the clock, the clock 
input must be considered as a fan-out of two. Also, the logical "0" level input current 
for the J-K flip-flop (asynchronous-input current) is higher than the input current for 
the same tests of the basic gate. As pointed out in the earlier discussion of digital 
circuit parameters, it is necessary to define the fan-out in terms of the actual current 
requirement. 
4. TTL Type Circuits 
a. Gate 
(1). Circuit Analysis. The operation of the baSic TTL gate is very 
similar to the DTL gate discussed previously. The only differences are the use of the 
multi-emitter input transistor instead of diodes, and a stacked transistor on the output 
to provide better drive capabilities. 
The data sheets for a TTL gate (SN5420) are shown in Fig-
ure 1-46. The operation of the circuit is such that when all four inputs are "high, " the 
output is "low." If one of the inputs is "low," the output will be "high." When all 
inputs are "high, " the current will be diverted from the emitters of the multiple-
emitter transistor to the collector. This turns "on" transistor Q1' which turns "on" 
transistor Q2; therefore, the output is "low. II When one of the emitters of the multiple-
emitter transistor is "low," the current from the base is diverted through the emitter; 
1- II1 -51 
schematic (each gate) 
1.6 k\1 130 \1 
OUTPUT Y 
GND 
Component values shown ore nominol. 
recommended operating conditions 
Supply Voltoge vee 
Fan-Out From Each Outpul, N 
electrical characteristics, TA = _ 55 °( to 125°( 
TEST 
PARAMETER FIGURE 
Logical 1 input voltage required 
Vml l) of all input terminals to 
ensure logica l 0 level at ou tput 
l ogicol 0 input voltage required 
V,oIO) 01 any input terminal to 
ensure logical 1 level at output 
V 
oulll) Lo gicol 1 output voltage 
v outlol logicol 0 output voltage 
'mrot l ogicol 0 leve l input cu rren t (each input) 
'm(1! logical I leve l inpu t current (each input ) 
los Short-circuit output currcott 
leC/ol logical 0 level supply current (each gote) 6 
Iccp logical 1 level supply curre nt (eoch ga te) 6 
TYPE SNS420 
DUAL 4 -INPUT POSITIVE NAND GATE 
ID IC 18 GND 2Y 2D 2C ®® ® ® @ CD CD 
CD CD CD CD CD CD CD 
IA IY NC Vee NC 
positive logic 
y = ABeD 
TEST CONDITIONS MIN 
Vee = 4.5 V, VautlO) :$ 0.4 v 
Vee = 4.5 V, Vout{tJ ~ 2.4 V 
Vee = 4.5 V, V," := 0.8 V, 
2.4 
I 'ood = -400 P~ 
Vee = 4.5 V, V in = 2 v. 
'sink = 16 rnA 
Vee = 5.5 V, V" ~ 0.4 V 
Vee = 5.5 V, V," = 2.4 V 
Vee = 5.5 V, Yin = 5.5 V 
Vee = 5.5 V -20 
Vee 5 V, VI,.. = 5 V 
~e = 5 V, V," = 0 
2A 28 
4.5 v to 5.5 V 
1 to 10 
TYP MAX UNIT 
V 
0.8 V 
3.3t V 
0.22t 0 .4 V 
-1.6 mA 
40 I,A 
mA 
-55 mA 
mA 
mA 
switching characteristics, Vee = 5 V, TA = 25 °(, N = 10 
PARAMETER 
tpdO Propagotion delay time to logical 0 level 
>-'--
tpdl Propogation deloy time to logicol 1 level 
-'=._-----
tNo' more 'han one Gulpul ~hol,)'d be sholled at a lime. 
:f: These typical yolues are 01 Ve e = 5 V. 
SC07284 
TEST 
FIGURE 
50 
r-
50 
TEST CONDITIONS MIN TYP MAX 
-C, = 15 pF 8 15 
C, = 15 pF 18 29 
Figure 1-46 . Data Sheet for a TTL Gate (Type SN5420) 
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UNIT 
n. 
-
n. 
thus, the base of Q1 is starved for current. Therefore, the base of Q3 is held "high," 
which turns "on" transistor Q3' causing the output to go "high . " The diode in the 
emitter of Q3 provides protection from surge current when both Q3 and Q 2 are "on" 
during transition periods . When transistor Ql is "on," the voltage drop across the 
1. 6 kQ resistor does not bring the collector of Ql as "low" as the collector of Q2' 
The diode in series with the emitter of Q3 a llows the base of Q3 to be slightly positive 
with respect to the output without turning the transistor "on." An O. 8-V input at any of 
the gate inputs will cause the output of a gate to be 2.4 V or greater, with 10 loads tied 
to the output. With all inputs of a gate at 2 V, the output voltage will be no greater than 
0 . 4 V for a load equal to 10 gates . This means that while an input will operate with a 
voltage as great as 0.8 V, it will never be reqUired to see a voltage greater than 0. 4 V, 
thereby providing a 0 . 4-V noise margin . Also, the output will be 0.4 V or less when 
the inputs are at 2 . 0 V, while the gate will never present a voltage of less than 2.4 V 
at any of the inputs . This, therefore, provides a noise margin of 0.4 V on the inputs 
that are "high . " 
(2). Electrical Tests . The electrical testing of the TTL circuits is 
performed Lmder worst - case conditions, as with the DTL devices. The main difference 
is that for TTL circuits, one limit is given for the full temperature range. The data 
sheet provides only limited information on temperature variations of parameters, but 
this makes system design somewhat easier in that worst-case limits are given auto-
matically . 
b . Flip- Flop 
(1). General. A detailed discussion of the logic operation of three 
basic types of available TTL flip-flops, the SN5470, SN5472 and SN5473 will now be 
presented. The SN5472 and the SN5473 are the same circuit except that the SN5473 is 
a dual flip - flop with on ly one J and one K input. The preset input is not available. 
Since the SN5473 is a simplified version of the SN5472, the SN5473 will be discussed 
first. 
(2). Type SN5473 
(a). Circuit Description. The SN5473 flip-flop is a master 
slave type, which means that the data present at the inputs are first stored in a master 
section of the flip -flop and then transferred to the s lave or output section. A logic 
diagram of the SN5473 is shown in Figure 1-47. The mas ter portion of the flip-flop con-
Sists of gates A, A', B, and B'. The slave portion consists of gates E and E' . The 
clear fLllction is provided by gate C. Connection of the master and slave sections is 
accomplish ed by use of transistors D and D'. The clock input signal to the flip-flop 
controls the operation of the master and slave sections . Three baSic logic symbols 
are used in the logic diagram. The first symbol is for gates A, A', and C, and it 
I - III -53 
I--' 
I 
H 
1=1 
i 
Cil 
~ 
Q ...... 
HL 
K 
"'"'" H 
SC0 7 28 5 
LH 
J E 
"\. 
- LH 
~~ 
- s ~ 
-
0 
A .L..:./" HL J LHL 
-
LHL 
( 
CLO CK 
0' 
L HH 
I 
--' 
1 
C 
-
s ' I HL 
-' LLL 
\ 
\_-
E 
-r A ' 
\. 
Figur e 1-47 . Logic Diagram fo r a TT L Flip-Flop with J-K High (Type SN5473) 
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represents a gate whose output is at a "high" potential only if all of its inputs are at a 
"high" potential. The second symbol is used for gates Band B' and represents a gate 
whose output is at a "low" potential if either of its inputs is "high." The third symbol 
is for gates E and E' and represents a gate whose output is "high" if any of the inputs 
are "low." 
(b). Circuit Analysis. To discuss the operation of the circuit, 
assume that the Q output, "clear" input, and the J and K inputs are "high . " During 
Region No . 1 of the clock period the clock input is "low," and as a result, gates A and 
A' are both "low." Since the Q output is "high," the base of transistor D also must 
be "high"; since both inputs of gate C are "high, " the output of gate C is "high." A 
"high" input to gate B' causes the output to be "low"; therefore, both inputs to gate B 
are "low," thus forcing its output "high." During Region No.2 of the clock period, 
the clock line goes "high," enabling gates A and A' to be controlled by the other inputs 
to these gates . In the assumed conditions for this analysis, the other inputs to gate A 
are "high," forcing the output "high . " Since the Q output of the flip-flop is "low," the 
output of gate A' will remain "low" during Region No.2 . A "high" voltage at the input 
of gate B causes the outputs of gate B and gate C to go "low. " The output of B' will 
change to a "high" state because both inputs are now "low." The "high" output of gate 
B' holds the output of gate B "low." A "high" at the output of B' will tend to cause 
transistor D' to turn "on, " but the emitter of D' is held "high" by the clock, therefore, 
the transistor will not turn "on." This describes how the master portion of the flip-
flop is controlled while the slave portion is not affected. 
During Region No . 3, the clock line returns to the "low" 
state, thereby enabling transistor D' to turn "on . " Transistor D will remain "o£[" 
because the base is at the same potential as the emitter. When transistor D' turns 
"on," one of the inputs to E' is forced "low, " causing E' to change from a "low" to 
a "high" state . The "high" state of E' is fed back to an input of gate E, which causes 
the output of E to change from a "high" to a "low" state. The latching action of gates 
E and E' will keep them in their present state . Transistor D' will aid in keeping E' 
"high." Thus, during Region o . 3, the slave portion of the flip - flop is allowed to 
change states. If at some time before the slave portion of the flip-flop is allowed to 
change states, the "clear" input goes "low," E' will be forced to a "high" state. This 
causes the slave portion to change states immediately. In addition, the "clear" input's 
change to a "low" will cause the output of gate C to remain "low," regardless of the 
state of gate B. Gate C will remain "low" as long as the "clear" input is "low," 
therefore, both inputs to gate B' will remain "low" for this same period of time. 
Output B' is therefore "high," caUSing B output to go "low. " These actions are inde-
pendent of gate A. If the "clear" cycle begins before the clock pulse, transistor D' is 
turned "on" and transistor D is turned "off." If the clock pulse occurs before the 
"clear" pulse is removed, .both transistors (D and D') will be turned "off." However, 
this does not affect the slave portion of the flip - flop . If the "clear" pulse is then 
I -Ill - 55 
removed, the s lave portion of the flip - flop does not change and the master portion holds 
the state set by the" clear signal. When the trailing- edge of the clock pulse occurs, 
transistor D' is again turned "o~O-aid in keeping gate E' "high . " 
If the Q output of the flip-flop had been "high" wh en the 
"c lear" pulse occurred, there would have been no change in the state of the master or 
slave sections, because a "clear" pulse at C input would have had no effect, since the 
other input to C was already "low," forCing the output low. At gate E', a "low" input 
would have been redundant because transistor D' and the Q output of the flip - flop would 
have acted to keep gate E' "high." 
As a second example, consider the case where the Q out -
put and K input are "low," and the J input and "clear" input are both high. (See Figure 
1-48 .) These conditions wil l cause the Q output to go "high" at the next clock pulse . 
During Region No .1 of the clock period, both gates A and A' are disabled by th e "low" 
signal from the clock. Transistor D' is turned "on" by the latching action of gates B 
and C . During Region o. 2 of the clock period, the clock input changes to a "high, II 
which causes gate A'to go "high," while gate A remains "low . " A "high" output from 
gate A' causes B' to go "low," and B to go "high" and to feed back through gate C to 
keep the input of B' "high" and B' output "low." This latching action causes transistor 
D to be biased "on" when the clock signal goes "low." The trailing edge of the clock 
pulse causes the slave section to change states such that the Q output is "high" and the 
Q output is "low." 
If the" clear" input goes "low" during Region No . 2 of 
the clock pulse, the slave portion of the flip-flop does not change, since the Q output 
is already "high. I However, the output of gate C is forced "low. " At the same time , 
AI goes "low" because one of its inputs, "clear," has changed to the "low" state . 
With both inputs to B' "low," the output goes "high," forcing the output of B "low. II 
This causes the base of transistor DI to be biased "high," and D to be biased "low. " 
When th e c lock pulse enters Region No . 3, transistor DI is turned "on," holding the Q 
output "high" and the output of A' "low . " When the" clear" line returns to the "high" 
slate, no change is made in the state of gates C or AI . As a result, the Q output of the 
flip-flop remains "high. " 
(3). Type SN5472 
(a). Circuit Description . The previous discussion demon-
strated the logic operation of the SN5473 flip-flop for changes in the J, K, and I clear" 
inputs. It has been shown that the operation of the" c lear" input is independent of the 
c lock and of the J and K inputs. For the SN5472 flip-flop, the operation is the same, 
with the additional ability to preset as well as clear the flip-flop. As shown in Figl.lre 
1-49, the preset operation is the same as the "c lear" ftmction except that the preset 
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input causes the Q output to go "high." Also, in the SN5472 flip-flop, three K and three 
J inputs are provided. For the flip-flop to toggle, the three K inputs and the three J 
inputs must be "high." For the Q output to be "high" the three J inputs must be "high, 11 
and for the Q output to be "high" the three K inputs must be "high." A "preset and 
clear" pulse must not be preset at the same time because this would tend to cause both 
Q and Q outputs to go "high, " resulting in a race condition, with the final state of the 
flip-flop being indeterminate. 
(b). Propagation Delay. The clock input to either flip-flop 
should be a narrow, positive pulse with a minimum width of 20 ns at the 1. 5 V ampli-
tude point. The total delay from the time the data is present at the input to the flip-
flop until the output of the flip-flop has changed states, is a Sum of the clock pulse 
width and the propagation time to a logical "0" or "1." This time is a minimum of 
20 ns for the clock pulse, plus an average of 30 ns for propagation time to a logical 
"0" or logical "1, " giving a total sum of 50 ns. It can be seen that"if the clock pulse 
is widened, the total delay is widened by the same am01mt. Since it is not desirable 
to operate the flip-flop at the maximum clock-frequency, it is advisable to use a mini-
mum clock pulse-width of 25 ns. This will allow the clock pulse-width to jitter approxi-
mately 20 percent without reaching the minimum clock pulse-width. By feeding the 
clock pulse into the same gate as the J and K inputs, the J and K input data does not 
have to be present lmtil the leading edge of the clock pulse. To allow the data to pro-
pagate through the flip-flop, the inputs must be present at least as long as the clock 
pulse is present. The "preset" and "clear" inputs present a load equal to two gates. 
Using a clock pulse that is 20 ns wide, and allowing the maximum 50-ns propagation 
time to a logical" 1" or "0," the maximum toggle frequency is 14.28 MHz, with no 
time for propagation through wiring external to the network. Using a clock pulse of 
20-ns width , a pulse spacing of 100 ns, and the maximum 50-ns propagation time to a 
logical "1" or "0," 30 ns remain for propagation through the wiring externa l to a net-
work. This would allow 30 feet of external wiring with a propagation-delay rate of 
1 ns per foot. 
(4). Type SN5470 
(a). Circuit Description. The second basic type of flip-flop 
is the SN5470, which is a single-phase, JK flip-flop. A logic diagram of the SN5470 
is shown in Figure 1-50. The same symbols are used here as in the SN5472 and -73 
flip-flops. The inverters on the J* and K* inputs, and gates A and A' make up the 
gates to the flip-flop.t Gates E and E' provide the outputs. Gate F is a buffer circuit 
for the clock input and limits the load on the clock input to the equivalent of one gate-
load. The gates B, B', C, and C' make up the master portion of the flip-flop. Gates 
D and D' make up the slave portion of the flip-flop. Transistors T1 and T2 control the 
t TI Series 54/ 74 Integrated Circuits, William A. Stover: ed. (Dallas; Texas Instru-
ments Incorporated) p. 45. 
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Figure 1-50. Logic Diagrani for a TTL Single-Phase J-K Flip-Flop (SN5470) 
transfer of information from the master portion to the slave portion of the flip-flop. 
The "preset" and "clear" inputs are normally, "high" but a "low" on either of these 
lines causes the flip - flop to be preset or cleared . 
(b). Circuit Analysis . As an example of the operation of the 
flip - flop, assume that the Q output is "high," the J l' J 2, KI , and K2 inputs are "high, " 
the J* and K* inputs are "low," and both "presett' and "clear" inputs are "high." Before 
the start of the clock pulse, gates A, B, C', D', and B' are "low." The r emaining gates 
C, D, and A' are "high." Gates E and E', the outputs of the flip-flop, are "lowtt and 
"high, " respectively . During the clock pulse, transistor T2 is turned "on , " which 
causes one input of D' to go "low," forcing the output "high." The feed-back from the 
output of D' into gate D makes the output of D change to a "low" level. The output of 
D' is also fed into B'. This D' output, along with the "high" output from gate C, causes 
the output of B' to go "high . " As B' is going 'Ihigh," EI is going "low," which in turn 
causes A' to go "low"; but, the output of C' remains "low," since one of its inputs is 
still "high." At the end of the clock pulse, the output of gate E is "high, " meaning that 
all inputs to A are "high, " which forces the output of A to be "high." The output from 
A is fed through gate C to cause a "low" at the output of gate C, forcing the B' output 
"low" and causing C' to go "high. " The states of gates C and C' remain fixed until 
the next clock occurs, because of the latching action of gates Band B'. After the clock 
pulse, A' remains "low" because the output of E' is "low . " Since gates D and 'D' are 
"low" and "high," respectively, the outputs E and E' are "high" and "low, " respectively. 
This series of actions causes the Q output to go "low" and Q output to go "hightt while 
the J and K inputs are "high . II 
The !fpresetl l or "clear" inputs should only be used when 
the clock line is "low . !f If the clock input is " high'l when the Ilpreset" or Ilc lear ll line 
is !f low, I I the Q and Q outputs could go !f low!f at the same time. * If, for instance, it 
is desired to set the Q output !flow" by means of a !flow!f at the !fclear
" 
input, the out-
put of gate D' would be forced "high.!f If the clock pulse now occurs, and if gate C 
output is !flow, 'I the output of gate D will be forced "high," and since both D and Dr 
are I'high, II E and E r will be " low. II If the clock pulse does not occur, then gate Dr 
will cause D output to go "low, II and the Q output would then be "high" and the Q output 
would be 'Ilow. ,I Wl1en either the !fc lear" or Ifpresetll input goes !flow," either gate A 
or gate A' is disabled by the feedback from the "clear" or Ilpreset" inputs. This pre-
vents data at the J or K inputs from interfering with the changing of the flip-flop during 
the "preset 'l or ' Iclear ll cycle. Gates D and D' are a lso fed back to gates Band Br 
respectively, to insure that the latch consisting of gates C and C, does not change states . 
One of the gates, C or CI, will always be 'Ihigh" and the other will always be "low. II 
Conditions could occur on the J or K inputs which would cause this latch to try to 
change states. However, the gate, which is initially in the 110 11 state, cannot be fed 
back to latch the other gate because either D or D' will block gate B or B'. The 
* Ibid. p . 114. 
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feedback from the Q and Q outputs of the flip-flop into the K and J inputs, prevents the 
J input from being enabled when the Q output is "high," and prevents the K output from 
being enabled when the Q output is "high. II 
(c). Propagation Delay. The clock pulse must be a minimum 
of 20 ns wide, which is the same as for the SN5472 and -73 flip-flops. Again, as a 
practical matter, it would be advisable to keep the minimum clock pulse width at 25 ns 
to allow for some jitter in the clock pulse width. The maximum propagation time to a 
logical "0" or "1" is 50 ns. Therefore, the total delay through the flip-flop is 15 ns 
for setup time, plus 50 ns propagation time, or a total of 65 ns. This is equivalent to 
a toggle frequency of approximately 15. 4 MH z. Operating the clock with a period of 
100 ns leaves a minimum of 35 nanoseconds of propagation time external to the 
flip-flop. 
E. SYSTEM APPLICATIONS 
1. General 
By using microcircuits in a digital design, a large portion of system 
design is eliminated. With conventional components, the logic design is done with logic 
equations and symbols without regard to the actual circuit. The circuit designer then 
designs circuits that will implement the required logic functions. However, the circuit-
design effort is essentially eliminated when the logic desig11 is based on using available 
monolithic logic microcircuits. Stated simply, the system desig11er connects sub-
assemblies in a specified functional design. In order to interface several hWldred, 
and in some cases thousands of circuits, the designer must have information and data 
on the devices. This information is supplied on the device manufacturer's data sheets. 
Knowing how to use microcircuit data sheets, and lmderstanding the information given 
and the limitations of the data sheets, is the begilming of correctly using logic micro-
circuits within a system. 
2. U sing Manufacturer Data Sheets 
Manufacturer data sheets are the specifications that are used to describe 
and characterize a product. A microcircuit's data sheet contains such information as 
a brief description of the circuit, schematic and logic diagrams, absolute maximum 
ratings, performance and electrical characteristics, test conditions, typical values 
and curves, and package dimensions. 
There is a wide variation between the data sheets of one microcircuit 
manufacturer and those of a different manufacturer. And unfortlmately, a portion of 
the information shown on a data sheet may be more in the nature of advertisement 
material than useful design information. Therefore, in many cases, the system 
designer must obtain more information from the device manufacturer or perform 
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additiona l device testing. Very few applicatiori gUides and rules are placed on the data 
sheets . In some cases, only typical values of certain electrical parameters are given. 
It is well Imown that a designer cannot desig11 using typical data . Typical values are 
useful to the designer when given with the minimum or maximum limits . But, often 
the typica l values were established using prototype circuits and thus do not represent 
the typical values of the present production LU1its. 
The EIA Registration Data for Semiconductor Integrated Logic Gating 
Circuits gives some indication of the type of information that should be on data sheets. 
Several typical data sheets were presented and described in the preceding discussion 
of examples of digital circuits. Other data sheets from different manufacturers are 
presented in the Appendix . 
The following general statements should be considered when using micro-
circuit data sheets : 
• The user should be sure that the data sheets he has represent 
the latest information about the device . Data sheets are re-
leased at the time production of the circuit begins, and some-
times before . By the time mass production has begwl and the 
circuits have been used in actual system application, several 
changes may have been 111ade in the circuits-changes that 
won't be reflected on earlier data sheets. 
• T he schematic diagram on a data sheet does not usuaLly show 
the isolation diodes associated with the components. Some 
thought should be given to the significance of these diodes, 
especially when interfacing between discrete- component cir-
cuitry or combinning different logic families. Also, the 
component values shown on the schematic diagram are typical 
values and will vary as much as ±20 percent between different 
circuits . 
• T he absolute maximum ratings should never be exceeded when 
testing the devi ce or in system application . The absolute maxi-
mum voltages given on data sheets represent breakdown volt -
ages of certain components, such as isolation diodes and base-
to-emitter or - co Ll ector jLU1ctions . 
• The recommended operating conditions given on the data sheet 
should a lways be used in system application . The recommended 
s upply voltage range was used to characterize the device and 
a lso was used for the manufacturer ' s final electrical test. This 
does not mean that th e c ircuits wi ll not operate at other voltages, 
but they will not necessarily meet the parameter limits speci -
fied on the data sheets . 
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• The test conditions used for testing the electrical parameters 
are representative of worst-case conditions. Those test con-
ditions may not be exactly equal to the worst - case conditions 
of a given system. The actual worst-case conditions of the 
system should be considered when examining data sheets. 
3. Application Guides and Rules 
a . General 
Users of microcircuits have a difficult and complex task to perform 
when they must choose and evaiuate the various types of available logic circuits . After 
the particular family has been chosen, the user must be capable of correctly applying 
the circuits in a system . General guidelines and rules for system applications are 
difficult to define because each system will have different requirements of speed, power, 
noise immunity, reliability cost, size, weight, etc . A baSic rule that applies to all 
monolithic microcircuits is as follows: 
RULE 
Use the individual circuit in the application for which 
it was designed. 
In other words, use the circuit with straightforwardness of application, avoiding tricky, 
unnatural hookups that are intended to save one or two microcircuit devices . Experi-
ence has borne out that the time and dollars saved by using nonstandard design tech-
niques have been lost many tim.es over during system-checkout effort. With design 
experience in using a particular microcircuit family, and by using good digital design 
practices and application rules, it is possible to eliminate the majority, if not all, of 
the breadboarding previously required for a digital system . 
The use of application rules to improve the overall reliability of a 
system. is very familiar to system deSigners. Derating rules have been used for years 
in improving the reliability of circuitry using discrete components. However, derating 
rules, as they apply to transistors, diodes, and other discrete components, calIDot be 
applied in the same way to microcircuits . The power diSSipated by a resistor or the 
forward current of a diode can be derated to a low value to provide a more reliable 
application . Whereas, a microcircuit's operating parameters cannot be derated in 
system application. Actually, the stress of the individual monolithic components 
within a circuit are derated during the initial design of the microcircuit. 
There are certain application guides and rules that can be applied to 
microcircuits to provide a more reliable system . These application guides and rules 
can be divided into two groups: rules that apply to all digital microcircuits, and more 
specific rules that apply to a particular family or device . 
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General application rules have been discussed in the previous portions 
of this section. They pertained to rules for selecting a microcircuit family, definitions 
of digital microcircuit parameters, and guides for using microcircuit data sheets. They 
will be summarized here along with other general applications guides and rules: 
• Become familiar with the available microcircuits. Know 
the limitations of the devices and the [abrication tech-
niques. There are many factors that affect the yield, 
cost, and reliability o[ a device, that should be lmown 
before trying to apply microcircuits in a system appli-
cation . 
• The fan-out capabilities of a circuit should be defined in 
terms o[ current rather Lhan to merely use a number. 
Very few applications require the [ull fan-out ability of a 
circuit, especially in the DTL or TTL families. However, 
in system applications, Lhe maximum allowable fan-out 
should be decreased by one or two equivalent loads to 
take into accOlmt Lhe wiring capacitance, temperature 
variations, and oLher system effects. 
• Switching speed is an important parameter of microcircuits 
and should be given special consideraLion in system design. 
The switching Limes are difficult to tesL when using auto-
matic equipment, especially at temperaLure limits. The 
swiLching times shown on data sheets are given [or 25°C 
only, and sometimes they are tested only on a sample 
basis. There[ore, a logic circuit should not be operated 
near its 111aximum switching speed . A curve showing the 
switching speed versus temperature should be obtained 
either by laboratory testing or from Lhe device manu-
factureI'. H.ules for the maxim.um number of series-
connected gates between clocked flip-flops as a function 
of operating frequency should also be established. 
• The primary power supply [or microcircuit logic appli-
cations is typically a low-voILage, high-current unit. 
Power requirements can be safely estimated using data-
sheet power consumption fig"ures. These figures are 
usually given [or a full fan-out condition, which is con-
servative [or most system applications. As expected, 
high-quality, precise regulation of the de supply voltage 
is not a requirement in most digital systems. However, 
a low output impedance is required to keep variations in 
load and switching- current transients from creating 
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voltage-level changes, which may be seen as "noise" by 
some elements, especially flip-flop clock inputs. Also, 
a low power-supply ripple is desirable for the elimination of 
another source of "noise", (which can build up to values 
approaching the element thresholds),namely, logic noise 
created by the system itself. Supplies should be ade-
quately decoupled by using large-valued tantalum capa-
citors for low-frequency noise, and ceramic disk 
capacitors or equivalent for high-frequency noise. 
Additionally, the Vee lines in the logic section should 
be decoupled either on each individual card or by banks 
of cards, depending upon the particular application. 
Ground lines should be substantial, to the point of using 
solid copper busses in large systems, to keep noise on 
ground at a minimum and to keep the reference level 
(ground) to each element as nearly equal as possible 
throughout the system. 
Microcircuit manufacturers publish some application bulletins or 
reports on their respective devices. They usually contain only a basic description of 
the circuits and s~veral desig,11 applications for using the circuits in systems. They 
seldom contain specific application guides and rules. 
Specific application guides and rules are usually established by sys-
tem manufacturers who have actually used the devices in operating systems. Some of 
these rules have been passed back to the device manufacturer and used for corrective 
action to improve the device. However, certain application guides, or "do's and 
don'ts," are collected and maintained by the system manufacturer. Many of these 
application guides and rules are considered proprietary information within the 
company. There is as much competition between system manufacturers using micro-
circuits as there is between microcircuit manufacturers. Therefore, the microcircuit 
users consider that the advantages they have gained through their application experience 
in using microcircuits would be lost if certain application guides and rules were 
published. 
b. Recommended Loading Rules and General Application Guides for the 
Series 51B, RCTL Families of Microcircuits 
The earlier digital families (RTL or RCTL) require much more appli-
cation information than the later families (DTL and TTL). Although Series 51B data 
sheets are not presented in this handbook, they should be referred to when using the 
collection of specific application rules for certain families of digital microcircuits 
which will be presented hereafter. The following definitions pertain to the recom-
mended loading combinations shown in Tables 1-6 and 1-7: 
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Combination 
1 
2 
3 
4 
5 
6 
7 
8 
14 
15 
• Unit de load - any input to a Ser ies 51B Gate; input to the 
SN517B; input to the SN518B; any "preset" or "clear" 
input to a Series 51B fl ip- flop; control line inputs to the 
SN519 1B . 
• Unit ac load- c lock input to a Seri es 51B flip-flop; count-
ing inputs to the SN5 191B . 
• Logic inputs (R and S inputs) to Ser ies 51B flip - flops must 
be consider ed as a specia l case; a hybrid type of load . 
Table 1-6. *Recommended Loading Combination s for 
Series 51B Gates, SN518B , and SN5 191B 
Collector Output Emitter Follower Output 
Minimu m Maxi mum Maximum Minimum Maximum Maximum 
dc dc ac dc de ac 
1 4 1 - 0 0 
1 3 2 - 0 0 
1 1 3 - 0 0 
- 5 0 - 0 0 
- 0 0 - 25 0 
- 0 0 5 23 1 
- 0 0 5 21 2 
- 0 0 5 19 3 
: : 
: 
- 0 0 5 7 9 
- 0 0 5 5 10 
* Note: Refer to Notes 1 through 4 in series of n otes fo llowing this table. 
Th e fo llowing specia l notes per tain to Tables 1-6 and 1-7 : 
1) A 20 IdG r esi stor fr om the collector output to ground may 
be used to satisfy the minimum dc loading requirement. 
2) If th e ac loads are flip -flop c lock inputs, the driving out-
put must be in th e " lowrr vo ltage state during any and a ll 
negative transitions at the fl ip -flop logic inputs (R and 
S inputs ). 
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Combination 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13 
14 
15 
16 
17 
18 
19 
20 
27 
28 
29 
30 
37 
Table 1-7. tReeommended Loading Combinations for Series 51B Flip-Flops (Sheet 1 of 2) 
-
-Q Q Q* Q* 
Maximum Maximum Maximum Maximum Maximum Maximum Maximum Maximum 
de ae de ac de ae de ae 
3 1 1 0 0 0 0 0 
3 1 0 0 0 0 9 0 
3 1 0 0 0 0 6 1 
3 1 0 {) 0 0 3 2 
3 1 0 0 0 0 0 3 
2 2 1 0 0 0 0 0 
2 2 0 0 0 0 9 0 
2 2 0 0 0 0 6 1 
2 2 0 0 0 0 3 2 
2 2 0 0 0 0 0 3 
0 3 1 0 0 0 0 0 
0 3 0 0 0 0 9 0 
0 3 0 0 0 0 6 1 
0 3 0 0 0 0 3 2 
0 3 0 0 0 0 0 3 
4 0 4 0 0 0 0 0 
4 0 0 0 0 0 20 0 
0 0 0 0 20 0 20 0 
0 0 1 0 18 1 0 0 
0 0 1 0 16 2 0 0 
: 
0 0 1 0 2 9 0 0 
0 0 1 0 0 10 0 0 
0 0 0 0 18 1 9 0 
0 0 0 0 16 2 9 0 
0 0 0 0 2 9 9 0 
...... 
I 
....., 
....., 
....., 
I 
OJ 
'" 
Table 1-7. tReeommended Loading Combinations for Se rie s 51B Flip-Flops (Sheet 2 of 2) 
-Q Q Q* 
Combination Maximum. Maxim.um Maximum Maximum Maximum Maximum Maxim.um 
de ae de ae de ae de 
38 0 0 0 0 0 10 9 
39 0 0 0 0 18 1 6 
40 0 0 0 0 16 2 6 
47 0 0 0 0 2 9 G 
48 0 0 0 0 0 10 G 
49 0 0 0 0 1 8 1 3 
50 0 0 0 0 16 2 3 
57 0 0 0 0 2 9 3 
58 0 0 0 0 0 10 3 
59 0 0 0 0 1 8 1 0 
60 0 0 0 0 1 6 2 0 
67 0 0 0 0 2 9 0 
68 0 0 0 0 0 10 0 
t Note: Refer to Notes 2, 3, 6 and 7 in series of notes following Table 6. 
Q* 
Maximum 
ae 
0 
1 
1 
: 
1 
1 
2 
2 
2 
2 
3 
3 
3 
3 
3) If the ac loads are flip-flop clock inputs, and if any of 
the flip-flops being driven is permitted to accept the 
R = S = 0 logic condition (negative logic) or one of the 
conditions given in the first tabulation shown hereafter, 
no dc loads may be simultaneously driven from the out-
put, and the output voltage should be clamped by con-
necting the appropriate resistor between the collector 
output and ground. (See the second tabulation shown 
hereafter. ) 
Condition Rn Sn Qn Qn 
A. 1 0 0 1 
B. 0 1 1 0 
AC Loads from AC Loads from 
Collector Outputs Emitter-Follower 
Microcircuit Device Category 
V CC = 3 V V = 6 V V = 3 V V = 6 V 
Gates, SN517, 
Flip-flops 
CC CC CC 
(ldt) (kQ) (kQ) (kQ) 
SN518, SN5191 5.9 2.7 10.0 5.0 
8 . 0 3.2 - 6.0 
4) If the ac loads are flip-flop clock inputs, refer to Fig-
ure 1-51 and to the following rules. 
• For collector outputs, N = 1 dc load. 
• For emitter-follower outputs, N = 9 dc loads or 
3 ac loads or a combination of ac and dc loads, 
using the rule that NMAX = 9 dc loads, and 1 ac 
load = 3 dc loads. 
5) If ac and dc loads are driven from the same output, flip-
flop logic inputs (R and S inputs) should be considered as 
zero dc loads for minimum load restrictions, and as one 
dc load for maximum load restrictions. If only dc loads 
are driven from the output, Rand S inputs should be con-
sidered as 1/ 5 dc load (except for counting for the Note 
No.4 restriction, where Rand S inputs should be counted 
as one dc load. ) 
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6) If ac and de loads are driven from the Q output, flip-
flop logic inputs (R and S inputs) should be considered as 
one de load. If only de loads are driven from the Q out-
put, Rand S inputs should be considered as 1/ 5 de load. 
- -For all combinations of loading at Q and Q*, Rand S 
inputs should be cOlUlted as one dc load, except for com-
bination 16, 17, 18, where they represent 1/ 5 dc load. 
7) Only one-half of the total number of loading combinations 
have been presented. The rest of the combinations may 
be obtained by relabeling the colunms: Change Q to Q, 
- --Q to Q, Q * to Q *, and Q * to Q * . 
The following definitions are miscellaneous application guidelines: 
• Unused gate inputs: 1) Growld lUlused gate inputs, or 
2) Connect lUlused gate inputs to active inputs of the same 
gate to satisfy minimum loading requirements. 
• Unused "preset" / "clear" inputs of flip-flops should be 
grolUlded. 
• Unused logic inputs of flip-flops should be connected to 
Vcc' 
• The logic inputs of flip-flops should not be tied to a poten-
tial that is less than +30 mV with respect to grOlUld. 
Outputs of all devices of the Series 51B family will always 
be :2 30 mV above grolUld. 
• "Clock" / "preset" and "clear" relationships: 
• For reliable "preset" operation, a minimum time 
(T 1 as defined in Figure 1-52 must be allowed between 
the negative transition of the "clock" input and the 
negative transition of the 'lpresetJ 1 pulse. The value 
of T 1 is a function of the method of operation of the 
flip-flop. For cases 1, 2, and 3 which follow, 
refer to Figure 1-52: 
• Case 1 If the flip-flop is cOlUlected in the toggle 
mode (R connected to Q, S cOlmected to Q), 
T1~4f.1,s. 
• Case 2 If R is at a logical" 1" ("low" voltage input) 
throughout the time T l' then T 1 ~ 10 f.1,s. 
• Case 3 If R is at a logical" 0" ("high" voltage input) 
for at least 1 f.1,s during T1, T 1 :2 4 f.1,s. 
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Figure 1-52. Minimum Time T 1 Defined for Reliable" Preset" Operation 
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For any cases not covered here, use T 1 ~ 10 iJ.s. If 
T 1 = 10 iJ.s is an lmacceptable condition for cases not 
covered here , device design engineers should be sup-
plied with sufficient information to run an evaluation to 
define Tl . 
• If the "preset"/"clock" phase relationships are as defined 
in Figure 1- 53 , no special problems will be encountered. 
(T 1 restriction does not apply.) The only rules that 
should be followed in these cases is that "preset" pulse 
width ~ 500 n8 and minimum Lime between removal of 
"preset" and negative edge of "clock" pulse = 1 iJ.s. 
c . Guide Rules for System Desigl1 and Layout When sing DTL and TTL 
Digital Microcircuits 
Several rules that have been established through system experience 
with DTL and TTL digital microcircuits will now be presented. They pertain more to 
system design and layout than to "do's and don'ts" which apply to a specific device . 
The gUide rules are as follows: 
• Because of the high speeds of these device families, ac 
noise signals will propagate through the gates lmless 
thc system has a proper ground . Very large surface 
areas should be used in the grolmd system, not parti-
cularly to carry the dc current, but to carry the high-
frequency component o[ the current. Every effort must 
be made when dcsigl1ing the printed circuit board (PCB) 
layout to insure the widest possible grolmd etch on Lhe 
board. If at all possible, in PCB layout the ground should 
be distributed [rom both ends of the cOlmector, and the 
leads to the grOlmd bus should be as short as possible. 
• It is considered good desig11 practice to buffer all Signal 
cables within a system by using a microcircuit inverter 
on each end . The output o[ sig11al-driving cables should 
not be reused as logic [lUlctions within the system lmless 
buffered and compensated [or propagation delay. Due to 
the input-output impedance mismatch of high-speed micro-
circuits, the output end of the cable should be terminated 
with a small resistor. 
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Figure 1-53. Preferred "Preset" / Clock Phase Relationships 
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• Unused inputs of the DTL and TTL circuits should not be 
left open. An open input will not only slow the propagation 
delay but will provide an easy input for noise. It has been 
recommended in the past to tie all lmused inputs to the 
power supply voltage (V cd. This is sufficient for DTL 
circuits; however, for TTL circuits, the breakdown volt-
age of the input transistor could possibly be exceeded. 
• The absolute maximum rating for the input voltage is 
5.5 V. With the supply voltages equalized in the range 
from 4.5 to 5.5 V, it is possible that voltage transients 
may exceed the maximum allowable input voltage. Thus, 
if V CC is applied to lmused inputs, the breakdown volt-
age may be exceeded . The breakdown voltage of the 
multi-emitter transistors is approxi.mately 6 V. There 
are several methods for preventing damage to the inputs: 
• The use of redlmdancy to cover unused inputs. An 
example of this is shown in Figure 1-54. There is 
little if any fan-out penalty,because the fan-out is 
to the same gate . Also, little if any speed penalty 
exists . 
It 
• 
Return alllmused inputs to V CC via a load resistor. 
Cover unused inputs by grounding an inverter input 
to create a 111" generator,which is fanned - out to 
lmused inputs. This is an appropriate way of deal-
ing with lmused llclearll and llpreset" inputs to 
flip-flops, since redlmdant logic is not available . 
In general, the first method is preferable, since it does 
not require additional hardware, and it can be implemented 
with only very short wire lengths. Under no circumstances 
should unused inputs be left floating, because the floating 
inputs reduce switching speeds. 
Microcircuits will provide a very reliable system when they are used 
in their intended application lmder the recommended operating conditions . There are 
very few application rules that need to be especially considered when using the DTL 
and TTL families. This is one of the inherent reliability advantages of microcircuits, 
and it is an important reason for selecting a DTL or TTL family for use in new system 
deSigns . 
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Figure 1- 54 . Redlmdancy Hookup for Unused Inputs 
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SECTION IV 
LI TEAR MONOLITHIC MICROCIRCUITS 
A. LINEAR MO~OLITrrrC MICROCIRCUITS VERSUS LINEAR DISCRETE CIRCUITS 
1. General 
Linear monolithic microcircuits and their discrete-component counterpart 
may be compared in several ways, such as cost, reliability, size, and performance. 
The intent here is to more fully acquaint the reader with an overall comparison so 
that he may I)e better able to make the microcircuit-versus-discrete decision for a 
particular circuit function . Should the decision be to use the microcircuit format, 
then the following discussion should aid the reader in selecting the proper specifica-
tion and in knowing what results to expect from the device. 
The entire discussion will pertain only to monolithic-microcuit technology 
and will not delve into thin-film or metal-oxide-semiconductor (MOS) technologies. 
Henceforth, the term "monolithic microcircuit" will be taken to imply diffused resis-
tors, diffused capacitors, and diffused transistors contained in the same silicon sub-
strate and may be simply referred to as "microcircuit." 
A very frequent question that is asked is, "Why are available, off-the-
shelf linear microcircuits not nearly so numerous as digital microcircuits, and why 
have they only become available to a reasonable extent in the last three or four years, 
while digital microcircuits have been available in great varieties [or a great deal 
longer?" While this question o[ linear versus digital may seem far removed from the 
stated purpose for this discussion, the answer will automatically l ead into a detailed 
discussion o[ linear microcircuits . 
The first and most obvious answer is that digital circuits lend themselves 
more to standardization, since most digital systems require a large number of iden-
tical gates, flip-flops, drivers, etc . On the other hand, systems utilizing linear 
solutions require a comparatively small number o[ circuits whose individual specifi-
cations are generally unique to the particular s ystem . Therefore, it would be very 
difficult to create an "off-the-shelf" line of linear circuits that would satisfy all pos-
sible combinations of linear specifications such as gain, input impedance, function, 
frequency response, etc. 
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The second reason is that digital circuits are almost entirely composed 
of transistors and resistors . These two components are easily obtainable in mono-
lithic form . However, linear circuits very frequently require transformers, capac-
itors, inductors, etc. which are difficult, if not impossible, to obtain in monolithic 
form. In other words, digital circuits have always been designed in a form that was 
readily adaptable to a monolithic format. 
Finally, the tolerances and temperature coefficients of monolithic com-
ponents are such that for many years it was believed that linear circuits; i. e. , circuits 
whose output information is contained in the amplitude or shape of the output waveform, 
were not practical in monolithic form. On the other hand, digital circuits supplying 
simply a "yes" or "no" answer could easily be created, using worst-case design. 
2. Linear Monolithic Microcircuit Constraints 
The design of a particular linear microcircuit suffers from several con-
straints that do not generally hinder a design based on discrete components. These 
constraints are: circuit power dissipation, component values, component tolerances, 
types of components available for use, and the allowed degree of overall circuit com-
plexity . 
The circuit power dissipation is sometimes a problem in linear micro-
circuit design, since all the components are obviously contained in a very small area, 
and the problem of dissipating this heat away from the device or package is difficult. 
When a linear circuit is fabricated from discrete components, it is very easy to heat-
sink one or several of the components diSSipating the most power . In fact, discrete 
components capable of dissipating almost any specified power, or operating under any 
specified voltage, are readily available. Each of the many transistors contained in a 
single monolithic chip is capable of dissipating power at a rate comparable to that of 
commercially available small-Signal discrete transistors such as the 2 2412 and 
2N918. Likewise, each diffused resistor in the monolithic structure is thoroughly 
capable of dissipating as much as 1/4 W to 1/2 W of power . However, the problem 
here is not the individual component's power handling capability, but the power dissi-
pation of the entire circuit. In fact, when an individual monolithic component is 
forced to dissipate an excessive amolmt of power, generally some other failure mode 
will occur before the component itself fails, such as burning open the lead pattern 
near the component. Total allowable power dissipation for a comparable discrete-
component design is not given for obvious reasons, since this would depend entirely 
upon the choice of components from the wide variety pos sible, and the type of cooling 
provided. 
Several components that are frequently/ used in linear circuit design are 
not available in monolithic form; they are : inductors, transformers, varactors, 
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tunnel diodes, and field effect transistors (FET). Very small, low-Q inductances can 
be achieved by making a portion of the metal interconnect pattern wind around in a 
planar spiral fashion. II owever, the low-Q and low-value inductances obtainable by 
such a method prevent its usage in monolithic microcircuits. It is used, however, in 
very-high-frequency, thin-film h y brid circuits. Field e ffect transistors that are N-
channel have been fabricated within a monolithic microcircuit containing bipolar dif-
fused transistors. However, the diffusion sohedules necessary to fabricate the FET 
along with the bipolar transistors are not compatible; therefore; a separate diffusion 
is required for the FET . This, of course, forces the cost up and the yield down. It 
is for this reason that the FET is seldom seen in bipolar monolithic circuits, whereas 
it is most easily obtained from MOS technology. Likewise, the other devices mentioned, 
with the exception of the transformer, can conceivably be done in bipolar monolithic 
microcircuits, but the cost of doing so is prohibitive; therefore, it is not being done 
except in research laboratories. 
The overall circuit complexity of the linear monolithic microcircuit is 
primarily dictated by the total power dissipation and the monolithic chip size. As the 
individual circuit chip increases in area, generally the yield will go down, due to the 
random defects across the silicon wafer being more apt to occur within the boundaries 
of the individual chip. This reduced yield, of course, raises the circuit cost. On the 
other hand, if the circuit design is made very simple, to keep the chip size down, a 
a point is reached where it is no longer advantageous from the cost and size stand-
points, to make it in monolithic form, since the package size remains the same. 
Therefore, it follows that somewhere in between these two extremes, there is a point 
of optimum circuit complexity that will allow for the best choice of complexity from 
a cost standpoint. How this optimum point has changed over the past few years, until 
it is now at 40 to 80 components per circuit,is shown in Figure 1-55. The increase of 
component density with time is shown in Figure 1-56. 
Since resistors, capacitors, and transistors are the primary monolithic 
components, the next part of this discussion presents a comparison of the se elements 
with their discrete counterparts. 
3. Component Comparison 
a. General 
The following discussion of monolithic microcircuit capacitors, resis-
tors, and transistors is oriented toward linear design and will necessarily require 
some reference to the basic fabrication of each device . While fabrication structures 
were covered in an earlier section of this volume on applications, it is nevertheless 
believed that partially repeating the material at this time will be of extreme help in 
realizing the basic differences in monolithic and discrete components that affect linear 
circuit design . 
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b. Diffused Resistors 
The diffused resistors contained in monolithic microcircuits can be 
either P - type or N -type diffusion. However, the P type is prevalent in most micro-
circuits due to its higher resistivity . Resistors of the N type are sometimes used 
for very small resistances . A cross sectional view of typical P-type and N- type 
diffused resistors is shown in Figure 1- 57 . Diffused resistors of the P type and N type 
typically have a sheet resistance of 130 n/D and 25 n/ o respectively . Since the P-
and N- type resistors are actually base and emitter diffused , raising their sheet resis -
tance requires a severe compromise of transistor parameters. The resistance is 
given in ohms - per - square because this, typically, is the most useful way of specifying 
a given resistance. This measurement unit means that, measured between two oppo-
site edges, the square will have a given resistance independent of the dimensions of 
the square. 
It is obvious at this point that the sheet resistance and the availabl e 
area determine the upper limits on resistance value. If, for the moment, it is assumed 
that a given microci rcuit chip is 50 mils square, and that half of this area may be used 
for resistors, there are about 1200 mils2 for resistance after area for isolation has 
been subtracted . This means that for P - type resistors that are I-mil wide, there is 
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Figure 1-57. N-Type (Emitter Diffusion) and 
P-Type (Base Diffusion) Resistors 
a total resistance of 1501&, and for a resistor 0.5 mil wide, 300 kQ. If much narrower 
resistors were used, this value could be raised. However, when this is done, a 
smaller error in the dimensioning of the resistor will result in a larger percentage 
error in the total resistance, which is, of course, a very serious problem in linear 
designs. Indeed, it is very difficult to make a direct comparison between the values 
of resistance available in monolithic and in discrete form, since discrete resistors 
may be obtained in any conceivable value, and diffused resistors can be made very 
large by making them narrow and fabricating a larger chip . For all practical purposes, 
it can be said that a monolithic diffused resistor will seldom exceed 20 kQ . 
The manufacturing tolerance on ty.ptcal diffused resistors is approx-
imately ±20 percent. This is caused by the difficulties of controlling the many factors 
affecting the sheet resistance. While this initial tolerance may seem to be unac-
ceptable for linear design, the fact is, that since it is caused by variations in the sheet 
resistance, all the resistors on the same chip will rise or fall by approximately the 
same percentage. In fact, the resistance ratio of any two resistors on the same chip 
will either remain constant or vary by no more than ±1 to 2 percent over the initial 
tolerance range. By comparison, discrete resistors may be purchased to any desirable 
tolerance required for a particular design. However, one seldom designs a circuit 
requiring a tolerance of better than 0.1 percent. 
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Diffused resistors typically have a positive temperature coefficient 
of 1200 to 1600 ppm/Co. Fortunately, all the resistors on the same monolithic chip 
will have the same temperature coefficient, and the ratio of any two resistors will 
remain constant to 1 to 2 percent over production and temperature. A curve showing 
temperature variations of a typical P-type resistor of 13 0 ~/o sheet resistance is 
shown in Figure 1-58. The larger the sheet resistance , the larger the temperature 
coefficient. For a rough comparison, discrete resistors may be obtained that have 
either a positive or a negative temperature coefficient that is as low as 50 ppm/ Co. 
Consider, for example, the simple amplifier shown in Figure 1-59. 
Assume that initial tolerance or temperature has caused R2 to be 10 percent above 
nominal. As pointed out previously, Rl will also be approximately 10 percent high and 
thus will cause no change of the base bias-voltage. Since RE will also be 10 percent 
high, the collector current will be reduced from nominal . However, RL is also about 
10 percent high. Consequently, the output dc level and gain (RL/ RE) are as initially 
desired . Therefore, while the initial tolerance and temperature coefficient are defi-
nitely worse than in the discrete case, a circuit designed such that it depends on resis-
tance ratios rather than resistance absolute value, as in Figure 1-59, would perform as 
nicely as if it had been done with tight-tolerance discrete components. In other words, 
careful design can eliminate the need for precision values and l ow-temperature coef-
ficients for most purposes. 
Each diffused resistor has several parasitic components associated 
with it . In general, they are of no consequence . However, to evaluate the performance 
of diffused resistors, it is necessary to discuss their parasitics and to be aware that 
they exist, since they are sometimes very important when used in a linear design. 
Illustrated in Figure 1-60 is an equivalent circuit for the P - type diffused resistor shown 
in Figure 1-57. Terminals 1 and 2 are the resistor terminals , and R is the desired 
resistance. Resistor Rl is the contact resistance associated with m~dng 'the metal 
interconnection to the P - type material, and it would be about 2 ~ for a I-mil resistor, 
and 5 ohms for a 0. 5 mil resistor. The parasitic PNP transistor shown in Figure 1-57 
consists of the P-type resistive material, the N-type isolation film and the P - type 
substrate material. To keep this parasitic transistor from affecting circuit perfor-
mance, it is necessary to always tie the N film to the most positive supply voltage, 
and to tie the P substrate to the most negative supply voltage. Resistors R3 and R4 
are the bulk resistances of the isolation region and substrate, respectively. These 
bulk resistances will be on the order of 100-to-300 ~, and they are immaterial to the 
performance of the desired resistor, R2 , as long as the leakage currents are low, as 
in the normal case. 
As is commonly known, wherever there is a PN junction that is 
reverse biased, there will be a depletion layer and a depletion -layer capacitance 
associated with this jlllction . Capacitances C1 and C2 are the depletion layer capaci-
tances from the P - type resistor to the N film, and frolJl the N film to the P substrate. 
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At high frequencies, it becomes important to consider this distributed-capacity effect 
of the resistor. .Resistors with relatively small cross sections exhibit considerably 
less distributed capacitance than do wider resistors of equivalent value, since the 
distributed capacitance will vary in proportion to the square of the width of the resis-
tor. To illustrate, assume that a 1.25 kD resistor is 1 mil wide. Neglecting contact 
areas, and using a 125 DI D sheet resistance, the total resistor area will be 10 square 
mils, resulting in a total capacity of 3 pf'. For a O. 5-mil wide resistor of the same 
resistance, the length would be 5 mils, and the area would be 2.5 square mils, re-
sulting in a total capacitance of only about 0.7 P f'. As can be seen, this value is only 
1/4 the capacitance of the I-mil resistor of equal resistance. 
Discrete resistors do not have these parasitics. It should be pOinted 
out, however, that even though some of these detracting factors seem overwhelming, 
diffused resistors are generally one of the closest approximations to a conventional 
resistor. The distributed capacity effect will not generally become a problem until 
frequencies in excess of 10 MHz are encountered. 
c. Monolithic Bipolar Transistors 
Monolithic bipolar transistors are very similar to small-signal 
discrete-component transistors, except for the larger bulk collector resistance and 
parasitic capacitances. Even these two disadvantages have been partially offset by 
the advent of the diffusion-under-the-film (DUF) and double-epitaxial processes. The 
larger collector resistance, and therefore, VSAT' results from the necessity of 
having to make the collector contact at the surface of the device rather than at the 
backside, as in the discrete case. This forces the collector current to flow through 
a relatively long distance of high -resistivity collector diffusion. The N -collector 
diffusion cannot be made to have a low resistivity because this would lower the voltage 
level of the base-collector breakdown. Therefore, in triple- and quad-diffused struc-
tures, a compromise is made between breakdown and VSAT ' 
The DUF structure approximates a back-contact collector, since 
the T+ region is doped almost to the conductor level. Note, however, that the lightly 
doped material is still used for the collector to keep the breakdown voltage level up. 
Since monolithic transistors are isolated from one another by reverse-biased PN 
junctions, there will be inherent depletion-layer capacitances which will restrict the 
upper cutoff frequency. The amount of parasitic capacitance will obviously be a func-
tion of the area of the transistor. The DUF process and advanced photographic tech-
niques have made it possible to fabricate transistors that are small enough to have 
cutoff frequencies that are just below the GHz level . To show the equivalent circuit at 
high frequencies for monolithic bipolar transistors, it is necessary to use a modified 
7T-circuit model or a high-frequency T-circuit model in order to include the bulk-
contact resistance and parasitic capacitance. 
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Monolithic transistors have beta and Vbe variations with temperature 
that are almost identical to discrete-component transistors. However, the initial 
tolerance on beta or Vbe is quite wide. Here again, this is generally of no consequence 
in a careful design because all transistors on the same chip will change approximately 
the same amount from nominal. In fact, these "automatically" matched transistors 
are one of the principal reasons for the successful performance of microcircuits in 
linear-circuit applications. 
It would be very difficult to compare monolithic and discrete tran-
sis tors , because there are so many types of discrete transistors. Some of the more 
important parameters of monolithic transistors are shown in Table 1-8. The comparison 
with discrete transistors will be left to the reader. 
Table 1-8. Typical Monolithic Transistor Specifications 
Parameter 
PN Transistor 
Type 1 * Type 2t 
Unit of Measure 
BVCEO 20.00 
15.0 V 
VSAT IC = 1.0 mA 0.75 0.2 
V 
hfe IC = 1.0 mA 80 .00 100.0 
-
hfe Match 15.00 15.0 % 
VBE 
Match 3.00 2.0 mV 
V BE 
Track 7.00 5 .0 }.lV/c o 
f at IC = 1. 0 mA 60.00 - Mllz 
t 
BVCBO 30 . 00 
40.0 V 
* Type 1: Triple- and quad-diffused, single epitaxial. 
t Type 2: Double epitaxial and diffusion-under-film. 
Both NPN and PNP transistors are available within the same mono-
lithic structure, which is known as the quad-diffused structure. Presently, most 
microcircuit design activity is concerned with the NPN type. There are two primary 
reasons for this: the NPN technology is better known today, and when using the epi-
taxial or diffusion-under-the-film techniques, only one type, generally P ,may be 
used. 
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d. Microcircuit Diffused Capacitors 
As indicated in the previous paragraphs, both diffused resistors and 
transistors approximate quite closely their discrete counterparts . The integrated dif-
fused capacitor differs considerably from the other components . The circuit model is 
quite complex, as shown in Figure 1-61, and does not approximate a discrete ideal capac-
itor. Once again, the capacitance obtained from a diffused capacitor is the depletion-
layer capacitance between a P and region under reverse bias . The diffused capac-
itors contain large parasitic components, both resistance and capacitance, and are 
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lossy, leaky, voltage-dependent, and unstable. The series resistor R1, which is the 
bulk resistance of the P-type diffusion, accounts for the lossiness of the capacitor and 
the resultant low Q, since this resistance occurs between the contact and the effecti\'e 
capacitance area. This resistance would depend on the size of the capacitor and would 
typically be 20 Q to 50 Q . Resistor R2 is the bulk resistance of the N material between 
the junction and N - contact area. This N material has a lower resistance than the P 
material and is, therefore, generally about 10 Q . Capacitor C2 is a parasitic capac-
itance that occurs due to the isolation-to - substrate junction, and it is approximately 
equal in magnitude to 1/2 the value of C1, the desired capacitance between terminals 
1 and 2~ The capacitance generally obtained by such a diffused structure is about 0.2 
pF /mil . If one were to assume that a monolithic circuit is 50 square mils in area, 
which is an optimum size in today's technology , it would be found that a 100 pF capac-
itor would require 1/5 of the total circuit area. In other words, a reasonable upper 
limit for diffused capacitors would be 100 pF to 200 pF . 
If the diffused capacitor is to be used as a coupling capacitor, care-
ful consideration should be given to the drive capabilities of the preceding circuit, 
which must drive the load impedance of the following stage and the capacitor parasitic 
capacitance, C2 . Capacitor Cl must also always remain back - biased. 
The fact that the usable capacitance is derived from a back-biased 
diode junction makes it obvious that the capacitor will be leaky, since leakage currents 
will flow identically as in reverse-biased diodes. This leakage current vvill be tem-
perature dependent, as in normal discrete diodes. 
The initial tolerance of diffused capacitors is ±20 percent, due to 
the fact that the depletion-layer capacitance is affected by the doping level in both the 
N- lli1d P-type regions and is difficult to control. In addition, these diffused capacitors 
are voltage dependent because of the dependence of depletion-layer width on reverse-
bias voltage. In other words, the bias voltage essentially varies the capacitor gap. 
The relationship between the diffused capacitance and reverse-bias voltage is shown 
in Figure 1-62. Generally , a diode in a microcircuit is simply obtained by using one of 
the five possible configurations offered by the transistor, as shown in Figure 1-63. 
This is done because transistors are to be formed elsewhere, and using them as diodes 
is more economical than diffusing specialized diode structures. 
The connections shown in Figures l- 63(c), (d) , and (e) have reverse 
breakdowns, dictated by the emitter-base junction, which will occur at 5.5 to 6.5 V. 
The value of voltage breakdown for the connections shown in figures l-63(a) and (b) is 
the collector-base breakdown voltage, and it would be 30 to 50 V, depending on the 
transistor structure. All the configurations have essentially the same forward voltage 
of 0 . 65 to 0.75 V . However, the config'uration shown in Figure l-63 (c) has speeds in 
the forward direction comparable to those of general - purpose computer diodes. When 
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using this configuration,care must be exercised to avoid exceeding the reverse break-
down of 6.0 V, mentioned earlier. 
4. Comparison of Linear Circuit Design Philosophies 
The preceding paragraphs have indicated that the performances of individ-
ual components and the obtainable component values and tolerances are certainly not 
comparable to those presently available in discrete components. However, for the 
design engineer who has established in his own mind a new linear-circuit design phi-
losophy , the monolithic-microcircuit design constraints imposed on him are no worse 
than those imposed by the changeover from vacuum tubes to transistors. 
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The meaning of the term, "new linear-circuit design philosophy," is that the linear 
designer should keep certain objectives in mind when designing a monolithic micro-
circuit. Those objectives are presented in the following listing, along with the com-
parable items for discrete-component circuit design, where possible, to show the 
change in design philosophy: 
Monolithic 
• Design, utili zing good resistor-ratio 
tolerance and temperature-tracking rather 
than absolute resistive values. 
• Design, utili zing to the greatest 
advantage the inherently matched transis-
tors. 
• Design without capacitors whenever 
possible by using transistors freely , since 
transistors are low in cost. 
• Design the resistors and transistors 
to have as little parasitic capacitance as 
possible. 
• Design with only NPN's, when 
possible. 
Discrete 
• Design with close tolerance, low-
temperature-coefficient resistors, since 
there is no correlation between different 
resistors. 
• Design so that there will be no 
need for matched transistors, if possible. 
• Design, using capacitors freely if 
it will reduce the need for transistors, 
since transistors are the cost deter-
mining element. 
• Not applicable . 
• Not applicable . 
5 . Other Advantages of Linear Microcircuits Over Discrete Designs 
a. General 
Linear circuits designed in monolithic form very often have several 
distinct advantages over a similar design using discrete components. These advantages 
are size, reliability , cost, and performance. Generally, these would all occur at the 
same time. However, quite often just one of these advantages may be sufficiently 
significant to make any slight disadvantage in one of the other three easily tolerable. 
For example, special designs for space applications initially may cost more than a 
discrete component design, but the reliability and size improvements justify their use. 
The first three of these items will be covered very briefly, since 
they are covered in greater detail elsewhere in the Handbook and are equally applicable 
to either linear design or to digital design. 
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b. Size 
In years past, the most talked about advantage of monolithic micro-
circuits was the tremendous reduction in size. However, as the technology has pro-
gressed, the reliability and cost are receiving greater and greater attention. A linear 
differential amplifier similar to the SN526 consumes, in packaged form, less than 0.006 
cubic inches, while the discrete counterpart would require, even with a tight packing 
density, at least 1 cubic inch. This represents a volume reduction of at least 200 to 1, 
which is certainly significant. Examples of particular reductions in system volume 
and weight could be given but the size-weight advantage is rarely an argued point. 
c. Reliabili ty 
The reliability of monolithic linear microcircuits is not yet as well 
determined as it is for digital microcircuits, due to the relative infancy of linear 
microcircuits. However, since linear microcircuits use the same processes, packages, 
and techniques, it is expected that their reliability will not be significantly different 
from that of digital microcircuits. Life tests and field data to date support this as-
sumption. System improvements in the mean-time-between-failures (MTBF) figure-
from 10 to 50 times better than that of a discrete-component system-have been re-
ported. These improvements are due to the fact that almost all of the interco'nnections 
are internal to the package. These interconnections are fabricated by a well-controlled 
process and are not nearly so subject to failure as are the interconnections of discrete 
components, where every element has at least two man-made connections. In addition, 
this reliability increase is achieved through the packaging of the entire circuit within 
a hermetically sealed enclosure of small mass, which makes the circuit very immune 
to shock, vibration, humidity, etc. 
d. Cost 
Linear monolithic microcircuits are, in general, less costly than 
their discrete component counterpart, due to the fact that many humdreds of identical 
circuits are fabricated at the same time under a highly automated system. As shown 
in Figure 1-64, the cost of typical linear microcircuits has decreased steadily over the 
past few years due to technological advances. 
G. Tricks in Monolithic Linear Design 
Innovative circuit design is, in most cases, the only way to get around the 
microcircuit design constraints that were mentioned earlier. To offset the handicap 
of having to design linear circuits with components that have wide tolerances, the 
desig"ner should take full advantage of the close parameter correlation hrought ahout by 
all the circuit elements being produced simultaneously in one integrated chip. For 
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example, very accurate resistive attenuators can be built from monolithic resistors 
even though such wide initial tolerances and extreme temperature coefficients exist. 
In addition, on a monolithic chip, a circuit designer essentially has a matched set of 
transistors at his disposal rather than having to choose them from large numbers of 
separate transistors, as in the discrete case. These well-matched transistors and 
the lack of reasonably sized coupling capacitors are the reasons most linear micro-
circuits are designed in a differential configuration. 
It should be pointed out that complementary transistors on the same chip 
are possible but not desirable, since this generally requires a compromise in the 
device designs. Consider now, designing a differential, multi staged amplifier, using 
only NPN transistors. It is immediately recognized that, as one goes from stage to 
stage the collector bias levels are constantly rising towards B+, since ac coupling is 
not possible, thereby restricting the output collector swing. A technique for getting 
around this problem, one that would be extremely difficult, if not impossible, to use 
with discrete components, is shown in Figure 1-65. Following the first stage, the bias 
level is shifted down through two matched zener diodes such that the resultant output 
dc level is the same as the input dc level, even though only NPN transistors and no 
coupling capacitors were used. These zener diodes will be matched on the chip to 
within 50 mV and will track almost identically over temperature. It would be very 
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difficult to find two discrete-component zener diodes that would match in voltage and 
temperature coefficients and could be used in such a manner. 
Suppose a single-stage, common-emitter amplifier with maximum gain, 
as in Figure 1- 66 is desired. The problem immediately recognized is that the emitter 
by-pass capacitor will not be available on the chip. Therefore, this capacitor must 
be placed outside the package and connected externally, or some other design inno-
vation must be found, as in Figure 1-66. Here, a second transistor, biased "on, " is 
used to form the low ac impedance seen from the first emitter . This does a good job 
of bypassing the first-stage emitter resistor to allow the total possible gain of the 
tranSistor, as long as the betas are reasonable. 
Fortunately, a number of the so-called disadvantages of microcircuits may 
be turned on themselves and utilized to the designer's advantage. In fact, even the 
parasitic capacitances may be employed as useful circuit e lements . The phase shift 
oscillator shown in Figure 1-67 uses the distributed capacitance associated wHh diffused 
resistors to form the phase shift network . Applications such as this are limited only 
by the designer's imagination and knowledge of the component characteristics . 
The linear microcircuit designer has a very important tool at his disposal 
by which he can design around some of the constraints mentioned. This tool is the 
ability to vary the geometry of transistors and resistors to achieve the particular 
component characteristics that are desired. 
7 . Summary 
This discussion has brought out the fact that monolithic microcircuit com-
ponents, taken one at a time, are admittedly less desirable for design purposes than 
are the discrete components available today. However, when the "monolithic versus 
discrete linear" case is argued on a circuit-function basis, the monolithic design is, 
in most cases, comparable to the discrete design in performance, and sometimes is 
better. One example would be the case when matched components and components 
that will track well over temperature are a primary part of the design. Of course, 
when the case is argued from a size or reliability standpoint, there can be no doubt 
that the monolithic microcircuit offers an extreme advantage. Therefore, when the 
advantages and disadvantages of the linear monolithic microcircuit are clearly under-
stood and acknowledged, one must admit that monolithic teclmology does indeed lend 
itself to the design of linear circuits that can, in most small-signal cases, offer more 
of an overall advantage than the identical circuit designed from discrete components . 
For frequencies in excess of 100 MHz, the totally monolithic circuit may 
not be sufficient. Such an application may require a hybrid combination of the thin 
film and monolithic technologies; however, this is outside the scope of this Handbook . 
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Figure 1-67. A Phase Shift Oscillator That Uses The Distributed 
Parasitic Capacitance of Diffused Resistors to Form Its Phase Shift Network 
B. DEFI ITIONS OF LINEAR TERMS AND PARAMETERS 
1. General 
The purpose of this discussion is to define and discuss the terms and 
parameters most commonly used in the discussion and specification of linear micro-
circuits. Only those terms and parameters that apply to operational amplifiers, 
differential amplifiers and differential comparators will be presented. A basic under-
standing of these definitions is necessary before proceding with the discussion of 
examples and analyses of linear circuits, since circuit terms and parameters will 
be freely used without explanation. A clear lmderstanding of these definitions will 
also allow the reader to extract the maximum amount of information from a data 
sheet. 
Since little has been done, to date, toward standardizing the definitions 
and symbols that will be presented here, the reader may find differences when 
comparing separate sources. In general, these differences will be minor and non-
contradictory. Standard EIA procedures will be followed whenever possible. 
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2. Operational Amplifiers 
The term "operational amplifier," when used in a monolithic microcircuit 
discussion, has acquired a somewhat different meaning than the literal definition. An 
ideal operational amplifier is defined as one that has infinte gain and input impedance, 
zero-offset voltage and output impedance, differential input, and single-ended output. 
The fact that no amplifier can possibly meet this definition has led to considerable 
confusion as to what is required of an amplifier so that it may be called "operational." 
Common and accepted usage of the term "operational amplifier" in the mono-
lithic-microcircuit industry has come to mean an amplifier with differential input, 
single-ended output, gain in excess of GO dB, and an input impedance of at least 100 IdL 
Admittedly, this definition is neither standardized nor universally accepted. IIowever, 
it is a reasonable definition and will be used here. 
:3. Differential Amplifiers 
A differential amplifier is one that has differential output as well as differ-
ential input. The definition places no restriction whatsoever on gain, impedance levels, 
or bandwidth. Obviously, if a differential amplifier has high gain and input impedance, 
it can be operated using only one of the outputs, in which case it could be termed an 
operational amplifier. 1I0wever, we will abide by the definition that if a differential 
output exists, it will be called a differential amplifier. 
4, Differential Comparators 
A differential voltage comparator is similar to an operational amplifier in 
that it has a differential input, single-ended output, and high gain. However', the 
output of a differential comparator is a digital signal that is either "high" or "low," 
depending on which input is higher than the other. Operational amplifiers can be used 
to perform a comparator function but will not recover from saturation as fast as a 
true comparator, In addition, a true comparator generally has a lower output swing, 
to be compatible with low-level logic circuits. 
5 . Inverting and loninverting Inputs 
The terms !!inverting input!! and !!noninverting input!! are reasonably se1£-
explanatory. However, due to their importance and occurrence in this discussion, 
their definitions are included. When speaking in terms of an operational amplifier, 
i, e. , single output, or one particular output of a differential amplifier, the noninverting 
input is that input that is in phase with the output. The inverting input!s definition is 
the converse. One uses the noninverting input when closing positive feedback around 
an amplifier, and the inverting input is used for negative feedback. 
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6. Definitions of Data Sheet Items and Parameters 
a. General 
Many of the data-sheet items and parameters to be defined are appli-
cable to all three devices under discussion, i. e. , comparators, operational amplifiers, 
and differential amplifiers, while others are either applicable to only one of the three 
device types or at least require a special definition. Therefore, the method of approach 
will be, first, to define those items applicable to all three, and then to proceed to those 
items that pertain to each individual device type. 
b. Defini tions Pertaining to Operational Amplifiers, Differential 
Amplifiers, and Comparators 
The absolute maximum limi ts of current, voltage and temperature 
for operational amplifiers, differential amplifiers, and comparators are symbolized 
and defined in Table 1-9. 
Table 1-9. Absolute Maximum Current, Voltage, and Temperature for 
Operational Amplifiers, Differential Amplifiers and Comparators 
Parameter 
Maximum Positive 
Supply Voltage 
Maximum Negative 
Supply Voltage 
Maximum Total Supply 
Input Voltage 
Maximum Input Voltage 
Peak Load Current 
Maximum Lead 
Temperature 
Symbol 
v CC' V CC+ 
V CC' V CC-
V. 
111 
Definition 
That voltage which, if exceeded, may cause 
permanent damage to the device. 
That voltage which, if exceeded, may cause 
permanent damage to the device. 
The total difference in voltage between the 
two input terminals that must not be ex-
ceeded for predictable operation. 
That voltage at either input terminal that 
may cause permanent damage if exceeded. 
The maximum current that can be supplied 
to the load without probable permanent 
damage. 
The maximum lead temperature allowed for 
a specified length of time during a soldering 
or welding process, to insure no internal 
damage. 
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Table 1-9. Absolute Maximum Current, Voltage, and Temperature for 
Operational Amplifiers, Differential Amplifiers and Comparators (continued) 
Parameter 
Storage Temperature 
Range 
Operating Temperature 
Range 
Symbol 
T 
stg 
Definition 
The range of temperature at which the 
device may be stored, retaining its capa-
bility to operate properly and reliably 
when removed from storage. 
The range in case-temperature over which 
the device may be operated and still ftmction 
within specifications. 
Power-supply parameters, their symbols and definitions, [or operational amplifiers, 
diff'erential amplifiers and comparators, are shown in Table 1-10. 
Table 1-10. Power Supply Parameters [or Operational Amplifiers, 
Differential Amplifiers and Comparators 
Parameter 
Total de Power 
Dissipation 
Total Power Dissipation 
Derating Factor 
Supply Voltage Rejection 
Ratio 
Symbol 
P
T
, P
D 
Definition 
The total power drain of the device with no 
signal applied and with no load current. 
A factor given in milliwatts per degree C 
to apply to the maximum allowed power 
dissipation when operating at case-
temperatures above a specified temperature. 
The ratio of the change in input offset 
voltage to the change in supply voltage. 
The symbols and definitions for the static input parameters are presented in Table 1-11. 
Table 1-11. 
Parameter 
Input Offset Voltage 
Temperature Coef-
ficient 
Input Bias Current 
Static Input Parameters for Operational Amplifiers, 
Differential Amplifiers and Comparators 
Symbol 
I. In 
Definition 
The ratio of the change in input offset-
voltag'e to a specified change in temperature. 
The average of the two currents into the 
input terminals. 
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c. Definitions Pertaining To Operational Amplifiers (Defined as Having 
A Single Output) 
The static input parameters of operational amplifiers are presented 
in Table 1-12, and the synamic parameters are shown in Table 1-13. 
Table 1-12. Static Input Parameters of an Operational Amplifier 
Parameter 
Differential Input Offset 
Voltage 
Differential Input Offset 
Current 
Table 1-13. 
Parameter 
Open -loop Voltage Gain 
Large-signal Voltage 
Gain 
Open-loop BandwjdtJ1 
Input Impedance 
(!'in is sometimes 
referred to as input 
resistance. ) 
Output Impedance 
(rout is sometimes 
referred to as output 
resistance. ) 
Symbol Definition 
That dc voltage which must be applied 
betv/een the input terminals to obtain zero 
output voltage . 
The difference in the currents into the two 
input terminals when the output is at zero 
volts. 
Dynamic Parameters of an Operational Amplifier 
Symbol 
BW, BW OL 
Z. 
111 
l' in 
z 
out 
l' 
out 
Definition 
The ratio of the change in output voltage to 
the change in voltage between the input 
terminals producing it. 
The ratio of the maximum output voltage 
swing into a specified load to the input 
voltage to ohtain maximum output voltage. 
The frequency at which the voltage gain of 
the device is 3 dB below the voltage gain 
at a specified lower frequency. 
The ratio of the change in input voltage to 
the change in input current, measured at 
either input terminal with respect to 
ground, with the other input terminal ac-
grounded and the amplifier connected open 
loop. 
The ratio of the change in output voltage to 
the change in output current, measured 
with respect to ground at the output termi-
nal, with the output at a null condition. 
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Table 1-13. Dynamic Parameters of an Operational Amplifier (continued) 
Parameter 
Common-mode Input 
Voltage Limit 
Output Voltage Swing 
Common-mode Rejec-
tion Ratio 
Input Noise Voltage 
Symbol 
VCML 
V 
out 
CMRR 
V 
r\ (in) 
Definition 
The peak voltage that can be applied to both 
input terminals without saturating the output 
The peak output s\ving referred to zero that 
can be obtained without clipping into a 
specified load. 
The ratio of the change in output voltage to 
the change in input common mode voltage 
producing it, divided by the open-loop 
voltage gain. 
The rms value of the output noise voltage, 
into a specified load and at a specified 
bandwidth, divided by the open-loop voltage 
gain. 
d. Definitions Pertaining to Differential Amplifiers 
For the static input parameters and the dynamic parameters of 
differential amplifiers, see Table 1-14 and 1-15, respectively. 
Table 1-14. Static Input Parameters of a Differential Amplifier 
Parameter 
Differential Input 
Offset Voltage 
Differential Input 
Offset Current 
Symbol Definition 
That dc voltage which must be applied 
between terminals to obtain zero differen-
tial output voltage . The application of this 
voltage balances the amplifier. 
The difference in the currents into the two 
input terminals when the two outputs are 
balanced. 
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Table 1-15. 
Parameter 
Single-ended Open-
loop Voltage Gain 
Differential Open-
loop Voltage Gain 
Open-loop Bandwidtl1 
Input Impedance 
(rin is sometimes 
referred to as input 
resistance) 
Output Impedance 
(r t is sometimes 
ou 
referred to as input 
resistance) 
Common-mode Input 
Voltage Limit 
Maximum Output 
Voltage Swing 
Common-mode Rejec-
tion Ratio 
Input oise Voltage 
Dynamic Parameters of a Differential Amplifier 
Symbol 
BW, BW OL 
Z. 
111 
r. In 
z 
out 
r 
out 
V
CM1 
VOM ' Vout 
CMRR 
V . 
N( 111) 
Definition 
The ratio of change in the single-ended out-
put voltage to a change in the differential 
input voltage. 
The ratio change in the differential output 
voltage to the change in the differential 
input voltage . This differential voltage gain 
is twice the single-ended voltage gain. 
The frequency at which the voltage gain of 
the device is 3 dB below the voltage gain 
at a specified lower frequency. 
The ratio of the change in input voltage to 
the change in input current, measured 
between either input terminal and grolmd 
with the other input terminal ac-grounded 
and the outputs balanced. 
The ratio of the change in output voltage 
to the change in output current, measured 
between either output terminal and ground 
when the outputs are balanced. 
The peak voltage that can be applied to 
botl1 input terminals without saturating 
either output. 
The maximum peak-to-peak output swing 
that can be obtained without clipping at 
either output when the outputs are balanced. 
The ratio of the common-mode input vol-
tage of the single-ended common-mode 
output voltage referenced to the input. 
The rms value of the output noise voltage 
into a speCified load at a specified band-
width, divided by the single-ended voltage 
gain . 
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Table 1-15. Dynamic Parameters of a Differential Amplifier (continued) 
Parameter 
Noise Figure 
Common -mode Offset 
Voltage 
Total IIarmonic 
Distortion 
AGC Range 
Symbol 
V Cl\IO 
TIm 
AGC 
Definition 
The ratio of the total noise power of the 
device and a resistive signal source, to the 
noise power of the signal source alone, the 
signal source representing a generator of 
zero impedance in series with a source 
resistance. 
The dc voltage level that exists between the 
output terminals and ground when the outputs 
are balanced. 
The ratio, expressed as a percent, of the 
total rms voltage of all signal harmonics 
at either output terminal to the rms voltage 
of the fundamental. 
The total change in voltage gain produced 
by varying a de voltage to the AGC input 
terminal of the device, if the device possesses 
such capability. 
e . Definitions Pertaining to Differential Comparators 
The static input parameters and the dynamic parameters of a dif-
ferential c"Qmparator are shown in Tables l-lG and 1-17, respectively. 
Table I-IG. Static Input Parameters of a Differential Comparator 
Parameter 
Differential Input 
Threshold Voltage 
Differential Input 
Offset Voltage 
Differential Input 
Offset Current 
Symbol 
V 
T 
V V Dr' DIO 
Defini tion 
The pulse or dc input voltage that is just 
sufficient to cause the output to switch. 
The voltage between the input terminals 
when the output is at the logic-threshold 
voltage . 
The difference in the currents into the two 
input terminals with the output at the logic-
threshold voltage . 
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Table 1-17. Dynamic Parameters of a Differential Comparator 
Parameter 
Voltage Gain 
Output Impedance 
( rout is sometimes 
referred to as output 
resistance) 
Differential Input 
Voltage Range 
Logical "1" Output 
Voltage 
Logical "Otl Output 
Voltage 
Response Time 
Strobed Output Level 
Strobe Current 
Strobe Release Time 
Symbol 
z 
out 
r 
out 
V, 
In 
V out( "1") 
V out("O") 
I 
s 
Definition 
The ratio of the change in output voltage to 
the change in differential input voltage with 
the dc output level in the vicinity of the logic 
th res hold voltage . 
Ratio of the change in output voltage to the 
change in output current at the output termi-
nal, with the dc output level at the logic 
threshold voltage . 
The maximum voltage between the two input 
terminals for which operation within speci-
fi cations is as sured. 
The dc output voltage in the positive direc-
tion,with the input voltage equal to or gl'eater 
than a specified minimum amount. 
The de output voltage in the negative direc-
tion ,with the input voltage equal to or greater 
than a minimum amount. 
The time delay between the application of 
a step function to the input and the time when 
the output reaches the logic threshold 
voltage . 
The dc output voltage,with the voltage on 
the strobe terminal (if one exists) equal to 
or less than a specified minimum amount. 
The maximum current drawn by the strobe 
input when it is at the zero logic level. 
The time required after the strobe terminal 
has been driven from the "zero" logic level 
to the "one" logic level, for the output to 
rise to the logic threshold voltage. 
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7. Summary 
As previously mentioned, very little has been accomplished in standard-
izing the definitons and symbols given in the preceding paragraphs. As a result, 
data sheets on linear microcircuit devices will vary from manufacturer to manufac-
turer, and sometimes from one -device to another from the same manufacturer. Most 
of the parameters defined here must have certain test conditons specified, such as 
the load, temperature, source impedance, etc. Some data sheets are very incomplete 
in that graphical representations of some of the parameters are presented as a function 
of a particular test condition . 
In conclusion, since all of the parameters defined in this discussion are 
seldom specified on anyone device, it is very important to understand completely 
the parameters and test conditions that are specified in order to obtain as much in-
formation [rom the data sheet as possible. 
C. EXAMPLES AND ANALYSES OF LINEAR CIRCUITS 
1. General 
To permit better understanding of the operation of monolithic linear micro-
circuits, a typical example of each type has been chosen for analysis and discussion. 
The function of each element in the circuit, and possible variations in performance 
due to temperature, loading, power supply variation, etc., will be discussed for each 
example. Detailed design equations will be avoided, in general, but may be used 
whenever necessary to make a particular point clear. The intent is that the reader be 
able to apply these discussions and principles to other available comparators and 
amplifiers which, in principle, are very similar to those discussed here. The circuits 
chosen as examples of monoli thic linear microcircuits are as follows: 
Operational-Differential Amplifier SN526 Texas Instruments 
Differential Amplifier CA3000 RCA 
Differential Comparator J1A 711 Fairchild 
These are the same networks discussed previously for data-sheet representation, and 
they are presented here to maintain continuity throughout this discussion of linear 
microcircuits. The choices are not intended to imply recommendation or preference 
in any way for either the manufacturer or the device type. It should also be noted that 
several manufacturers other than those mentioned may have these devices available. 
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2. Operational - Differential Amplifier (SN526., (Texas Instruments) 
a. General 
The SN526 linear monolithic amplifier package contains a differential 
input, differential output amplifier and a Class B, Single-ended input, Single-ended 
output, power amplifier. In other words, there is a differential amplifier and a single-
ended Class B amplifier independently contained in the same package. The input to 
the Class B amplifier may be connected to either output of the differential amplifier, 
or left w1connected. Therefore, the S.L 526 can be discussed as either a differential 
amplifier (Class B disconnected) or as an operational amplifier (Class B connected). 
The approach here will be to discuss the differential amplifier portion first, neglecting 
the Class B stage, and then to discusss the Class B stage. 
b. Differential Amplifier Portion 
The differential amplifier portion of the SN526, as shown in Figure 1-68 
contains two cascaded gain stages and a common-mode feedback amplifier. 
The input stage is composed of transistors Ql, Q2' Q3 and Qq, 
which form two modified Darlington input pairs. Transistor Q7 acts as a current 
source for the first stage. This current source is also a part of the common -mode 
feedback mechanism and will be explained later. A simplified version of the first 
stage is shown in Figure 1-69. 
The modified Darlington inputs result in an input impedance that has 
a small reactive component and a large real component. Reference to the data sheet 
shows this to be 2 MQ, typically. Therefore, high input impedance is achieved with-
out compromising the overall bandwidth characteristic. An ordinary Darlington 
connection, as shown in Fig-ure 1-7 O(a), results in a high input capacity due to the large 
voltage gain between the collector and base of the first transistor. However, the 
modified Darlington, as shown in Figure 1-70(b), does not have this problem, due to the 
fact that the collectors of Ql and Q2 are at ac ground when they are driven differentially. 
These collectors, being at ac ground, result in zero voltage gain between the collector 
and base of Q1 and Q2; therefore the Miller Multiplication effect has been eliminated. 
The input bia~ currents are made very small by such a connection, 
because Q1 and Q2 only have to supply base current to Q3 and Q4. In other words, 
a high dc current gain exists in such an input stage. The data sheet specifies the 
input bias current to be 100 iJ.A, typically. 
At the same time, however, the differential input offset voltage is 
worse than if only single transistors were used on each side of the input stage. Input 
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Figure 1-68. Differential Portion of Operational- Differential Amplifier 
(S N526, Texas Instruments) 
offset voltage is, in reality, a function, or measure, of the match in the input-transistor 
Vbe 's on the two sides . It is, therefore, obvious that since the input stage under dis-
cussion has two transistors on either side instead of one, the total possible Vbe 
mismatch between the two sides will be approximately twice as much as in the single 
transistor case. The data sheet shows the differential input offset voltage to be 3 mV, 
typically. The same basic argument applies to the input bias offset current (30 nA) 
and the differential input offset voltage temperature coefficient (1 5 J1V jOe), in that the 
matching and temperature tracking on the two sides is half as good as in a normal 
input situation . 
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Figure 1-69. Simplified Version of First Stage of SNS26 
The current source, Q7' allows the first-stage current to be rela-
tively insensitive to common-mode variations in the input dc voltage. Therefore, the 
input stage is completely capable of accepting either positive or negative common-
mode signals, i. e. , signals common (in phase) to both inputs. 
The second gain-stage consists of QS and Q6' which form a differ-
ential pair of P P transistors that are driven by the first stage. The second stage 
is shown in simplified form in Figure 1-71. The collector voltages of Q3 and ~4' and 
hence the emitter voltages of QS and Q6' form a dc voltage across R4 , which then acts 
as the current source for the second stage. 
If we now consider the first and second stages together, as in 
Figure 1-68, and assume a differential input Signal between pins 7 and 8, the signal will 
be inverted and amplified to the collectors of Q3 and Q4. This differential signal at 
the bases of QS and Q6 will then be amplified and inverted once again before appearing 
at the collectors of QS and Q6' which are the outputs. 
The common -mode feedback amplifier consists of Q7' Q8' and asso-
ciated resistors, as shown isolated in Figure 1-72. It should be mentioned again here, 
that in this instance, the discussion will be in terms of common-mode signals, i. e. , 
a signal common to both sides, whether ac or dc. Suppose, for example, that 
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Figure 1-70. Darlington-Input Pair from First Stage of SN526 
in Figure 1-68 the outputs (pins 6 and 10) are attempting to rise, common morlp.. This 
will cause points A and B in Figure 1-72 to rise. When this happens, the bias voltage 
on the base of Q8 rises, causing more current to flow in Q8 and less in Q7' since Q7 
and Q8 are connected differentially. This will cause the voltages on the bases of Q5 
and Q6 in Figure 1-68 to rise, since less current is being pulled through Rand R • 
This will, in turn, tend to turn Q5 and Q6 "off," which will result in a lowefing of ~1e 
voltages at the output pins, which, you will remember, were attempting to rise. 
Hence, common -mode feedback exists for rejection of common -mode signals and 
stabilization of the output dc level. These common -mode signals could be signals 
appearing on the inputs or effective signals resulting from common changes in Vbe 
and hie of the transistors as a function of temperature . Due to the high gain in the 
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Figure 1-72. Common-Mode Feedback Amplifier of SN526 
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common-mode feedback loop, an external capacitor of 220 pF from pin 3 to ground is 
recommended for stabilizing the common-mode loop. The data sheet shows typical 
common-mode rejection of 80 dB. 
The differential gain equation for the first stage can be derived to 
be approximately: 
A 
R2 {32 r e2 
R:: 2r (R + (3 r ) 
( 5) 
1 
ei 2 2 e2 
where 
8
2 
h
f 
of Q or Q 
e 5 6 
l' 
e2 
Emitter resistance of Q or Q 5 G 
reI ::: Emitter resistance of Q or Q 3 ..j, 
now 
KT 
re qI 
e 
so 
l' 
ei 
52 
and 
r 13 
e2 
assuming 
82 20 
A R:: 2.7 
1 
The differential voltage gain of the second stage can likewise be 
derived to be approximately : 
R6 R 
A 
7 ( 6) R:: 
r (R + R ) 2 
e2 6 7 
A 2 
R:: 860 
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Therefore, the total differential gain is Al . A 2 , or 2300, typically, which is in agree-
ment with the data sheet. 
The output impedance is approximately R6 \ I R 7 , or 12 kQ. This 
means that it will be difficult to drive a very low impedance load. However, as the 
data sheet points out, 12 V p_p is able to be driven single-ended into a 600-9. load. 
In general, the load impedance will be greater than 600 Q. 
Temperature will cause only two variations worth considering. The 
first is the variation in differential input offset voltage, which the data sheet shows to 
be 15 j1V 1°c. This offset will appear at the outputs as having been amplified by the 
closed-loop gain. The second variation is a slight reduction in open-loop gain caused 
by the temperature term in re that appears in the gain equation. For most applications, 
sufficient negative feedback is applied to make both of these relatively insignificant. 
Reduction in power supply voltage, if done unsymmetrically, will 
have only the effect of reducing the open-loop gain slightly due to changing the bias 
current Ie which appears in the gain equation. 
c. Operational Amplifier Connection 
As previously mentioned, when pin 5 is connected to pin 6 or 10, the 
result is a very good operational amplifier. In actuality, it is the differential amplifier 
just discussed, with one output connected to the input of a Class B power output stage. 
This output stage is shown in Figure 1-73. The purpose of such an output stage is to 
provide unity gain, high output voltage, and current ranges with small standby power 
and crossover distortion. 
Transistors QI0 and Q11 have several functions: to bias and 
temperature-compensate Q12 and Q13' act as drivers for Q 12 and Q13' and form a 
high-impedance load with respect to pin 5. Transistor Q9 acts as a constant-current 
source for R19 . The dc voltage developed across R19 subtracts from the emitter-
follower Vbe 's, so that Q12 and Q13 will only be slightly "on." This maintains the 
standby power at a minimum. If this voltage across R19 were too large, Q12 and 
Q13 would be totally" off," and crossover distortion at the output would occur because 
it would take some amount of signal voltage input to the bases of Q12 or Q13 before 
they would turn "on." Crossover distortion is depicted in Figure 1-74. 
As the input at pin 5 goes positive, QI0 is turned "on" with more 
certainty, which in turn creates a voltage across R20 , turning Q13 "off." Likewise, 
Ql1 is being turned "off, 11 which raises the voltage at the base of Q12' turning it "on." 
Hence, current is being sunk by the load. For a negative input at pin 5, the reverse 
takes place and results in current being supplied by the load. 
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Figure 1-73 . Class-B Power - Output Stage of SN526 
The output impedance of the Class B stage is on the order of 20 Q , 
and the output voltage swing, when biased from plus and minus 12 V, is 18 Vp into 
- p 
most loads . 
It must be remembered that regardless of what the driving s ource for 
this Class B output stage is, it must provide a dc sink for the constant-current source 
current . 
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Figure 1-74. Crossover Distortion, SN526 
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3. Differential Amplifier (CA3000, RCA) 
a. General 
The CA3000 is a monolithic, silicon, differential dc amplifier, and 
it is shown in Figure 1-75. Primary features are an input impedance of 0.2 MS"2, common-
mode rejection ratio of 98 dB, and AGC capability. Several modes of operation are 
possible by various connections of the network terminals. 
CD R 7 
RS 
R9 
@ 
Dl 0 
R 
3 R 6 
D2 
RIO 
R 
11 
SC07554 
Figure 1-75 . Differential Amplifier (CA3000, RCA) 
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b. Circuit Operation 
Transistors Q1 and QS function as input emitter-followers to drive 
the differential-gain stage formed by Q2 and Q4. The primary function of the emitter-
followers is to provide high input impedance. Transistor Q3' when biased, acts as a 
constant-current source for the gain stage, which makes the output levels at pins 8 
and 10 relatively insensitive to common-mode variations in signal- or dc level at the 
inputs. Resistors R4 and R5 provide emitter degeneration of the gain stage for in-
creased bias stability and gain linearity. The output impedance is approximately equal 
to R2 or R3 , or about 8 kQ, and the maximum output voltage swing at pins 8 and 10 is 
6.4 V p_p' typically. 
The input characteristics, such as input offset current and input 
offset voltage, are basically a function of the match in hfe and Vbe of the Q1 and Q2' 
and the Q4 and Q5 combinations. 
c. Modes of Operation 
The current-source network is shown in Figure 1-76. The bias current 
in the second stage may be varied by adjusting the overall voltage between pins 2 and 3. 
Obviously, as the current is changed the output dc level, voltage gain, and output 
voltage swing are changed. In addition, since the emitter resistance, r e' is temperature 
dependent and is contained in the gain and offset calculations, the temperature charac-
teristics will be slightly different for each current-source bias. The four possible 
modes of operation are shown in Table 1-18. 
Table 1-18. Possible Modes of Operation 
Mode Special Condition Status of Diodes 
1 No pins shorted In 
2 Pins 4 and 3 shorted In 
3 Pins 5, 4, and 3 shorted Out 
4 Pins 5 and 3 shorted Out 
These modes of operation are shown schematically in Figure 1-77 with pin 2 grounded. 
For each of the modes, with pin 2 grounded, the positive and negative supply voltages 
may be adjusted such that the output dc levels are at zero volts. Circuit performance 
factors are shown in Table 1-19 (RCA Note 5030) as funcations of the modes of operation 
for two negative supply levels, -3 V and -6 V. 
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Figure 1-76. Gain-Stage Biasing Network of Ca3000 
Table 1-19. Circuit Performance Factors (RCA Note 5030) 
Supply Voltage Voltage Output Positive Negative P t Mode Gain Voltage Voltage Voltage (Vcd (Vee) (dB) (Veld Swing Swing (mW) 
1 6.0 6 31.2 +2 . 3 3.7 3.8 40.0 
2 6 .0 6 34.6 -1. 5 7.5 0.0 61. 0 
3 6 .0 6 32 .4 +1. 0 5.0 2.4 47 . 0 
4 6.0 6 27.3 +4.3 1.7 5.7 36 . 0 
1 3 .7 6 31.2 0.0 3.7 1.4 33.0 
2 10.6* 6 34.6 0.0 10.6 1.5 83 .0 
3 5 .0 6 32.4 0.0 5 .0 1.5 43.0 
4 1.7 6 27.3 0.0 1.7 1.4 25.0 
1 3 .0 3 27.5 +1.2 1.8 2.6 8 .8 
2 3 .0 3 32.6 -1. 5 4.5 0.0 14.0 
3 3 .0 3 24.4 +1.9 1.1 3.3 8 .5 
4 3.0 3 16.6 +2.6 0.4 4.1 7.4 
1 1.8 3 27.5 0.0 1. 8 1.5 7.2 
2 5 . 3 3 32 .6 0.0 5.3 1.5 19.0 
3 1.1 3 24.4 0.0 1.1 2.6 6.2 
4 0.4 3 16.6 0.0 0.4 1.5 8 .4 
* Over rating. 
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Figure 1-77. The Four Possible Modes of Operation for the CA3000 
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The amplifier may be AGC'd by using symmetrical supply voltages 
and varying the dc voltage on pin 2 from 0 to 5 . 5 V. The single-ended voltage gain 
can be varied over a 90-dB range, as shown in Figure 1-78. As the pin-2 voltage is 
decreased, the voltage across the current- source resistor drops, which causes less 
current to be drawn through gain - stage transistors Q2 and Q4' This causes their 
emitter resistance, r e , to increase, since re =KT/ qle . The differential voltage gain 
can be derived to be approximately A :=::; R1/(re + R-1:) ' Therefore, as re increases. 
the gain decreases. Notice that when re becomes large compared to R4, the amplifier 
actually changes to a negative-gain operation. Detailed analysis of the enti re circuit, 
which is beyond the scope of this discussion, would be required to show m athematically 
the reasons for the various temperature characteristics and bias levels. 
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The amplifier is very versatile in that the pins available may be used 
to obtain an infinite combination of power dissipation, voltage swing, and gain. Manu-
facturer applications material should be considered for more detail on its usage. 
4. Differential Comparator (f!.A 711, Fairchild) 
a. General 
The J.1.A 711 has been selected to exemplify a typical differential 
comparator. The J.1.A 711 consists basically of two high-gain operational amplifiers 
on one silicon chip, with their single-ended outputs OR'd together. In general, its 
function is to compare two signal voltages and produce a digital "one" or "zero" at the 
output when one signal is more positive than the other. More specifically, whenever 
the noninverting input is more positive by several millivolts than the inverting input, 
the output rests at approximately +6 V. 
Each of the two amplifiers, typically, has a gain of 1500, with an 
input voltage l'"ange of ±7 V. The differential input voltage is limited to ±5 V. Any 
greater difference between the two inputs can cause the base-emitter junction of the 
transistor accepting the most negative input to break down. This would couple the 
two signals together and could create erroneous outputs from the comparator. Addi-
tionally, if there were no current limiting on the input, damage could result to the 
circuit. Supplementing each comparator is a strobe or gating input which allows the 
designer to inhibit the output by clamping it to the logical "zero" state. If strobing 
is not required, the strobe pOints may be left unconnected. However, for maximum 
speed, it is suggested that the strobe be connected to the logic supply voltage (+6 V 
for this application). 
The supply voltages required in most applications are +12 V and -6 V. 
With these voltages, the logic levels of the output are +6 V for a logical "I" and ground 
for a logical "0." A logical "one" output is present when the noninverting input is more 
positive than the inverting input. A logical" zero" is present when the inverting input 
is more positive. Obviously, the inputs could be reversed to invert the logic levels. 
b. Circuit Description 
The operation of the IlA 711 circuit can be explained by analyzing 
Figure 1-79, which shows the two comparators with their common output stage. This 
figure is the schematic as it appears on the J.1.A 711 data sheet published by Fairchild 
Seimconductor, which is included in a previous section of this volume of the Handbook . 
The description presented here specifically refers to the comparator on the left half 
of the schematic, but it applies to both comparators, since they are identical. 
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Figure 1-79. Schematic of Differential Comparator (f-lA71 1 , Fairchild) 
The inverting and noninverting inputs of the comparator feed the bases 
of a differential input stage, Q1 and Q2' The emitters of this input stage are attached 
to a current source, Ql1' which provides the common -mode rejection required by a 
comparator, by making the collector currents of Q1 and Q2 insensitive to the common-
mode input voltage. The emitter of the constant-current source is biased about 250 m V 
above the negative supply to allow for the maximum swing of input voltages. The diode-
connected transistor, QIO, in the biasing circuit attached to Ql1' temperature-
compensates for the base-emitter junction of Ql1; transistor Q9 isolates the bias divider 
of Ql1 from the output signal . 
The collector resistors of the input stage, Rl and R2 , are a pair of 
closely matched resistors, which are supplied from a constant-current source, Q6' 
The matching of these resistors is very critical, because they provide the bias on the 
second stages, Q3 and Q4' Second-stage amplification is actually provided by Q4, 
while Q3' along with R1 , R2 , and R4 , provides a balanced biasing arrangement for the 
bases of Q3 and Q4' In parallel with Q3 is Q5; Q5 is only operative when the inverting 
input is more positive than the noninverting input. The purpose of Q5 is to reduce the 
base drive on Q4 when Q4 saturates, thus reducing both power dissipation and storage 
time. For either linear operation or with the noninverting input more positive than the 
inverting input, the collector current of Q2 creates a sufficient voltage drop across R6 
to turn Q5 "off." Collector resistor R4 is common to Q3 and Q5 and defines the level 
of the voltage source, Q6' 
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The zener diode, D1 , attached to the emitters of Q3' Q4 and Q5' 
shifts their operating voltages to a higher level to allow for a large input-voltage range. 
An identical zener, D5' shifts the output down to the normal logic levels. 
The single-ended output at the collector of Q4 drives the emitter-
follower, Q7' This output is OR'd together with the output of the second comparator, 
Q3' and is shifted in voltage, by D5 . 
Briefly , in review, if the noninverting input is more positive than the 
inverting input, Q 2 turns "on," Q1 and Q4 turn "off," and Q 7 turns "on," giving +6 V 
at the output. If the inverting input is more positive than the noninverting input, Q1 
turns "on," Q2 and Q3 turn "off," Q4 remains "on" with Q7 "off," and the output rests 
at ground. 
c. Typical Application: Window Discriminator 
(1) . General. The simplified schematic shown in Figure I-SO depicts 
a window discriminator that is used for selecting pulses of either polarity below or 
above a specific amplitude. The plus inputs represent the noninverting inputs, and the 
minus inputs represent the inverting inputs. The theory of operation will be presented 
next. 
RI 
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Figure I-SO. Window Discriminator (Simplified Schematic, J.1A 711) 
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(2). Theory of Operation. Whenever a positive pulse of amplitude 
greater than IVref - VII is applied, an output pulse will occur at Eout of approximately 
the same duration as the input pulse. This is true, since the pulse is coupled to the 
plus input attached to R2 ; whenever this point is more positive than the minus input of 
the same comparator, a positive output is present. For positive input pulses with 
amplitude less than IVref - vII, no output will occur. 
Whenever a negative input pulse of amplitude greater than 
IVref - vII is applied, an output pulse will occur at Eout of approximately the same 
duration as the input pulse. This is true because the pulse is coupled to the minus 
input attached to R4 . Whenever this point is more negative than the plus input of the 
same comparator, a positive output is present. For negative pulses with amplitude 
less than Iv ref - vII, no output will occur. 
For best results, Rl' R2 , R3 , and R4 should all be equal and 
as small as is practical, to minimize the error created by different input currents in 
the two comparators. But the resistors cannot be made too small, since the impedance 
seen by the input pulse is the parallel combination of R2 and R4 . The effect of the 
preceding error is to center the window about some point offset from VI' It is also 
very important that the maximum differential input voltage not exceed the 5 V specified 
on the data sheet. 
Power supply variations are not too critical, but they do affect 
circuit performance. For instance, variations in 'the positive supply affect the circuit 
in two ways . First, the positive supply directly controls the amplitude of the output 
pulse, which is roughly B+ minus 7 V. And second, variations in the positive supply 
vary the upper level of the input voltage range. Vadations in the negative supply affect 
the lower level of the input voltage range. 
5 . Conclusions 
The three linear microcircuits which have been discussed are represen-
tative of a large percentage of those presently in existence. Although there are 
amplifiers, both differential and operational, with bandwidths ranging from a few kHz 
to 50 MHz, and gains ranging from 20 dB to 100 dB, the basic circuit configurations 
are similar to those that have been discussed here. The differences in amplifier perfor-
mance and frequency response are due primarily to construction and process variations 
and not, in general, to circuit configurations . This primary cause, constr uction-
process variation, is independent of the design application, whether it be AF, IF, RF, 
dc or video. 
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D. SYSTEM DESIGN USING LINEAR MICROCIRCUITS 
1. Manufacturer Data Sheets 
One of the most important aspects of performing system design with micro-
circuits is the correct interpretation of manufacturers' data sheets. A few typical 
linear microcircuit data sheets are included in the Appendix. The terms defined earlier 
will aid considerably in this interpretation. There are, however, some additional points 
which are somet~mes confusing. 
One of the most often misinterpreted parameters is the maximum peak-to-
peak output voltage (V om)' If the amplifier is single ended, there is no confusion. 
However, many differential amplifiers are specified in a malmer that is somewhat 
confusing unless the user is familiar with the terminology. This parameter is often 
specified differentially and can best be interpreted with the use of a figure. The 
diagram shown in Figure 1-81 illustrates the differential outputs for a sinusoidal input. 
The peak-to-peak voltage is defined by the following equations and is the voltage that 
would be read on a peak-reading VTVM connected between the differential outputs: 
V(diff)1 = VP(out)1 - VP(out)2 = Vp - (-Vp) = 2Vp 
V = V - V = -V - V = - 2V (diff) 2 P(out)1 P(out)2 P P P 
V - V - V - 4V 
om (diff) 1 (diff) 2 P 
where 
V P :::; maximum single-ended peak voltage. 
( 7) 
(8) 
(9) 
As an example, consider the Texas Instruments S 523A data sheet, shown 
in the Appendix. The maximum peak-to-peak voltage is specified as 24 V, typically . 
This can be interpreted as: 
V 
om 24 V = -- = - = 6V 
4 4 
Thus, the maximum peak single-ended voltage is 6 V. 
The majority of the remaining parameters are straight-forward when 
considered in light of the definitions given previously herein . However, there is one 
remaining parameter which merits discussion-the specified power dissipation. Before 
discussing derating as it applies to reliability, it is necessary to explain the related 
parameters and the design techniques that have been found to be most useful for ob-
taining the maximum allowable power dissipation. 
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There are four major parameters that the ci rcui t design engineer must 
consider to obtain the maximum allowable power dissipation: 
• Package selection. 
• Temperature range. 
• Bar mount. 
• Circuit power dissipation. 
These parameters are all reJated by two factors: the maximum allowable junction 
temperature in the microcircuit, and the thermal resistance of the particular package 
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being considered . Since the temperature range over which the circuit is to operate 
is predetermined, these parameters are used to determine the maximum allowable 
power dissipation for reliable operation. Perhaps the best way to illustrate this pro-
cedure is with the use of an example. 
Assume that the thermal resistance, jA A' of a particular package, with 
the microcircuit alloyed to the package, is 0 . 3 °C/ mW. Further, assume that the 
maximum allowable junction temperature for the process being utili zed is 175°C. If 
the temperature range over which the device is to be operated is from -55°C to + 
125°C, the maximum allowable power dissipation can be computed as follows: 
where 
T. - T 
8 J a jA p 
max 
T -T j a p 
max j8A 
e = thermal resistance, °C/ mW between J'unction and ambient . j A 
T. = junction temperature, °C 
) 
T = 
a ambient temperature, °C 
P = maximum power dissipation 
max 
For this example: 
P 
max 0 . 3 167 mW 
(10) 
The preceding information has been introduced here primarily to point out 
that a microcircuit has been "derated" by the very nature of the design technique used 
by the design engineer . It is possible to further increase the reliability by reducing 
the power supply voltage, and thus the power dissipation. However, this generally 
results in a loss of performance, and at any rate, it is not necessary , due to allowances 
made previously by the design engineer. 
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2 . Application and Design Rules 
a. General 
Since the largest percentage of linear microcircuits presently avail-
able have the basic differential amplifier configuration, this type of circuit will be 
discussed here in detail. 
The high -gain differential amplifier can be utilized differentially or 
if operated single ended, as an operational amplifier. The two major factors to be 
considered in the operation of this type of amplifier are conventional feedback theory 
and amplifier frequency compensation. 
b. Closed-loop Amplifiers and Feedback Theory 
(1) . Ge neral. The circuit i n figure 1- 82 represents a basic config-
uration for a closed-loop differential amplifier . The following are definitions of terms 
and parameters that wi ll be used in deriving the equations for closed-loop amplifiers : 
Rh V I ~ 
r.. 
...., 
el l Z . on ou t 
-::-
.;[ AV 
-
-=- Z OJ t Z. 
on 
~o 
'2 
" 1 V 1'03 -=-Rr 
-::-
SC0 7 4 7 8 
F igure 1- 82 Closed - Loop Differential Amplifier 
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• 
where 
Avs (Single-ended voltage gain). The ratio of change in 
the single -ended output voltage (V 03) to a change in the 
differential input voltage (V 1-V 2)' The equation for Avs 
is: 
A 
vs 
V 03 
V -V 
1 2 
( 11) 
AVd is the differential voltage gain and is equal to 2 Avs' 
Zin (Input impedance). The impedance between either 
input terminal and ground with the other input terminal 
grounded and the outputs balanced (open -circuit amplifier). 
Zout (Output impedance). The impedance between any 
output terminal and ground when the outputs are balanced 
(open-circuit amplifier). The feedback netw'ork is com-
posed of Rr and Rh , and for a particular application they 
may be complex values. 
ACL (Closed-loop voltage gain). The ratio of change in 
the output voltage to a change in the input source voltage 
with feedback applied . The equation for ACL is: 
Vo KG A =-=-.:..:::....::_-
CL E. 1 + KGH In 
K = dc voltage gain 
G = frequency-variant term 
H = output voltage that is fed back to 
the input terminal 
( 12) 
Equation (12) represents the voltage gain for any closed-loop configuration and will be 
used in this discussion to analyze feedback-amplifier configurations . 
(2). Noninverting Amplifiers . The circuit of Figure 1-77 and its 
variations form the bulk of commonly used differential amplifier configurations; 
normally, one of the source-voltage terminals (el or e2) is connected to ground. By 
grounding terminal e 2 , the circuit of Figure 1-77 becomes a simple noninverting ampli-
fier, as shovm in circuit A of Figure 1-83. For this configuration, Rh is normally the 
source impedance of the signal voltage, el' KG is nearly equal to the open -loop transfer 
function Avs ' and the feedback ratio H is nearly equal to Rh/ (Rf + Rh)' The exact 
values of KG and H can be obtained by taking into account the input and output impedances 
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Table II. Interface Parameters 
Closed-Loop Voltage 
Goin 
KG 
I·KGH 
KG H 
Rf -2~S~ 
R = R' 
Figure 1- 83 . 
Tronsfer 
Impedance 
V 
ZT ; ~ 
In 
Closed - Loop 
Impedo~ces 
High 
Unstable 
Z. (1, KGH) 
In 
Low 
Low 
Stable 
R ' 
f 
Ou tpu t ( Z~ ) 
Law 
Unstable 
Z 
out 
1 I KGH 
Low 
Unstable 
Z 
ou t 
1 + KGH 
Low 
Unstable 
2 Z 
~ 
1 ' KGH 
Low 
Unstabl e 
Z 
~ 
1 · KGH 
Interface Par ameters 
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Comments 
Noninvert ing Ampl ifier. 
If KG >, l Rf + Rh H ' Then ACL = --R-
h 
Inverting Ampl ifier. 
If KG .. ~ I Then ACL = 
Terminal 1 Ideal Summing Point. 
Differential Input - O utput 
Amplifier. 
Modified Naninverting Ampl ifier. 
Good hr Low-Noise, 
Stabl e-Input -Impedanc e 
Amplifier. 
of the amplifier. Using Equation (12), the closed-loop voltage gain is given in Equation 
(13): 
KG 
1 + KGH 
A 
l + A 
vs 
vs 
R 
h 
R + R 
h f 
(13) 
The same expression could be obtained from Equation (11) by setting e2 equal to zero 
and solving for VI and V 2 in terms of e 1 and V03 ' 
When the other source voltage, el' is grounded, the amplifier 
in Figure 1-82 becomes a simple inverting amplifier (Circuit B, Figure 1-83). The ex-
pression for the closed-loop voltage gain is: 
-A 
Rf 
V03 vs ~ + Rf A = -- = ( U) CL e
2 Rf ~ l + A 
vs Rh + Rf Rf 
For the inverting amplifier, Rh is used for balancing the impedance connected to the 
input terminals and should be equal to Rh Rf/ (Rh + Rf). 
The two basic circuits discussed here, plus two modified 
circuits and their interface parameters, are listed in Figure 1- 83. These are not the 
only applications of differential amplifiers, because the basic circuits can be used 
as a summing amplifier, an integrator, a differentiator, and for many additional 
applications. 
c. Frequency Response and Compensation 
(1) . Frequency Response of Amplifiers. It is well recognized 
that negative feedback improves the performance of an amplifier. However, to design 
a stable system (one which will not oscillate), carefui consideration must be given to 
the amplifier open-loop characteristics. 
One of the most effective methods for quickly surveying an 
amplifier's frequency response is with the use of a Bode gain-versus-frequency plot. 
Shown in Figure 1-84 is a typical open-loop frequency response curve for a differential 
amplifier. A Bode plot shows that the voltage gain is a complex equation and can be 
expressed in a form similar to the following: 
A 
vs 
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0.0 
where 
A = at dc 
W
1 
== the first break frequency, (f01 . 211) 
W
2 
== the second break frequency, (f02 . 211) 
W3 = the third break frequency, etc. (f03 . 211) 
This complex voltage gain equation (Equation (15) ) contains another useful parameter 
which can be obtained from the Bode plot-the amplifier phase-shift-versus-frequency 
plot. There is a direct correlation between amplifier rolloff rate (rate at which the 
amplifier gain decreases with frequency) and the amplifier phase shift. Thjis rela-
tionship is shown in Figure 1- 85 and is given in Equation (16): 
where 
-1111 
<P = -
2 
<P == the phase shift in degrees 
n = proportional to the slope of the gain curve or 
the rolloff rate in dB/ octave divided by six. 
( 16) 
When negative feedback is applied to an amplifier, certain 
conditions must be considered in order to prevent oscillations. These conditions can 
best be illustrated using the closed-loop gain equation: 
KG ( 13) 
ACL == 1 + KGH 
where 
KG = Equation (14) 
H = feedback factor 
The term (1 + KGH) is a direct measurement of the improvement in the amplifier 
characteristics. However, this term must be greater than zero for all frequencies 
or the system will be unstable. Oscillations occur when KGH is equal to unity and 
the phase shift is equal to 180 degrees. Therefore, to prevent oscillations, KGH must 
be less than unity at the frequency where KGH has a phase shift of 180 degrees . It is 
apparent from Equation (15) and the open-loop Bode plot that there is a frequency at 
which the amplifier phase shift equals 180 degrees, i. e. , the slope of the curve is 
12 dB/ octave. 
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A typical Bode plot of differential amplifier open -loop voltage 
gain and phase shift is shown in Figure 1-86. At 4.2 MHz there is a phase shift of 180 
degrees, and if 31 dB or more of feedback is applied, the amplifier will oscillate. 
It is, therefore, necessary to frequency-compensate the amplifier in applications 
requiring large amounts of feedback. This compensation must be of a form such that 
the amplifier ro11off rate does not exceed 12 dB / octave until KGI-I is less than unity. 
In addition, it is necessary to allow a safety margin to provide for differences in 
production units. 
One safety factor that is obtained from the Bode plot is phase 
margin (~), defined as 18 0 degrees minus the phase angle that occurs when KG H 
equals one. For example, if the phase shift were limited to 90 degrees (ro11off rate 
of G dB / octave) until KGB < 1, this would correspond to a phase margin of 90 degrees. 
When the phase margin is less than 90 degrees, the closed-loop response will be 
peaked at the frequency where KGH equals unity. The amount of peaking is a function 
of phase margin as shown in Figure 1-87. It is recommended that at least 45 degrees of 
phase margin (9 dB/ octave slope) be allowed so as not to have more than 3 dB of 
pealdng. 
(2) . Frequency Compensation Techniques . It can be seen from the 
open-loop Bode plot, Figure 1-86, that there is a limited amount of negative feedback 
that can be applied to the amplifier and still have a stable system. To prevent a 
12 dB/ octave slope before KGB equals unity , [or large values of H the open-loop gain 
at high frequencies must be decreased by frequency compensation. 
The simplest method of frequency-compensating an amplifier 
is to connect a large capacitor between some signal point and ground such that it 
causes the frequency response to roll off at a rate of G dB/ octave at a relatively low 
frequency (Curve 1 of Figure 1-88). This is a satisfactory method for frequency-
compensating an amplifier for dc or very-Iow-frequency applications, and any amount 
of feedback can be applied without causing oscillations . However, this severely limits 
the bandwidth, and [or wide -bandwidth applications the natural rolloff of the amplifier 
should be used to provide some of the required frequency compensation . From Curve 2 
in Figure 1-88, it can be seen that by this method the bandwidth has been increased 
considerably. 
Before continuing with frequency compensating techniques, it 
is necessary to define several terms that will be used and to analyze the cause and 
effect of breakpoints. First, the equation for frequency f, is as follows : 
1 
fl = 21TR C 
c 1 
(17) 
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R = amplifier internal resistance at the rolloff terminal. 
c 
C = external capacitor which is connected to the rolloff terminal 
1 to provide a pole (breakdown) at the frequency fl corresponding 
to the Rc C 1 time constant. 
The equation for frequency f2 is: 
1 
where 
( 18) 
R = external resistor connected in series with Cl to provide a zero 
1 (break up) at the frequency f2 corresponding to the C1 Rl time 
constant. 
In Figure 1-88 are shown the breakpoints at f and f that are due to the compensating 
1 2 
network, Rl and C1 · 
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The majority of microcircuit amplifiers have special terminals 
for frequency compensation. They consist of points connected to the collectors of an 
amplifying stage in such a manner that the collector load, Rc ' can be shunted by an 
external impedance. 
It can be seen in Figure 1-88 that the second breakpoint (at f ) 
did not occur at 1.0 MHz for the compensated response as it did in the open-loop 02 
response. This illustrates an important point in frequency-compensating an amplifier 
for wide-bandwidth applications-it is necessary to determine what causes the open-
loop response breakpoints. In Figure 1-88, the second breakpoint was assumed to be 
caused by internal capacitance, C c' shunting the collector load, Rc' When C 1 is 
added, a new breakpoint appears at f1 and the original breakpoint is moved to a higher 
frequency that is determined by Cc and R1 in parallel ,\!ith Rc' If the first breakpoint 
of the open loop was caused by the RcCc time constant, the f2 break-up point would 
be added at the second f02 breakpoint instead of the first breaJ<:point f01 . 
One additional technique to use in frequency compensation is 
to place a capacitor, Cf, across the feedback resistor, Rf . This, in effect, decreases 
the closure rate at which the open-loop and closed-loop curves converge, and it 
reduces the phase angle of KGH during the open-loop 12 dB/octave region. The addi-
tion of Cf decreases the closed-loop response peaking and improves the stability of 
the system. The value of Cf is calculated using the following equation: 
where 
1 C =---
f 21T R/x 
R
f 
= value of feedback resistor 
f = frequency at which the closed loop response crosses the 
x compensated open-loop response (the frequency where KGH 
equals unity) 
(19) 
To be presented here is a general procedure for frequency 
compensation in designing wide-bandwidth closed-loop amplifiers. To maintain a 
slope less than 12 dB / octave before KGH equals unity, a 6-dB/octave line is dravm 
from the point of intersection of the closed-loop gain line and the open-loop response. 
The point of intersection of the open -loop gain and the 6-dB/ octave line is the required 
first-break frequency, fl' Therefore, rearranging Equation (17): 
1 
C1 = 21T R f 
c 1 
(17) 
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If the addition of C1 shifted f01 to f1' the value of R1 is: 
( 18) 
If the addition of C1 shifted f02 to f1' then the value of R1 is: 
To take into account the variation in characteristics with 
ambient conditions, f1 should be chosen an octave lower than is indicated by the pre-
ceding procedure. However, the point where the effect of C1 is removed by R1 
(i. e., the zero due to R1 C1) should not be lowered from the f01 or f02 points. 
If a third open-loop breakpoint is present near to the inter-
section of AOL and ACL ' a capacitor, Cf, is added across the feedback resistor to 
reduce the phase shift of KGH. From Equation (19): 
1 C =---
f 21T Rlx ( 19) 
where 
fx = the frequency where AOL and ACL intersect. 
Note that some shifting can occur in both f01 and f02 by the 
addition of C1 . Therefore, to obtain an accurate · value of R1' it is often necessary 
to plot the open-loop response with frequency compensation added and empirically 
determine the value of R1 . This is also necessary when using large source impedances. 
When two rolloff terminals are available on the same ampli-
fying stage, the compensation network (R and C) should be connected between the two 
terminals instead of between one terminal and ground. Therefore, the value of Rc 
will be doubled. This will reduce the necessary capacitance of C1 by a factor of two 
and will double the necessary resistance of R1 , thus reducing the loading effect. 
3. Additional Considerations 
There are numerous additional factors to be considered when using linear 
microcircuits in system design. These considerations will be discussed with reference 
to the design procedure for incorporating a microcircuit amplifier in a hypothetical 
system design where a closed-loop stable amplifier is required. The design procedure, 
including the primary considerations for correct circuit application and maximum 
system performance, is as follows; 
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• After selecting an amplifier to meet the requirements for 
bandwidth, gain, input and output impedance, power supply, 
etc. , determine the open-loop frequency response by referring 
to the manufacturer's application notes or to empirical data. 
• Determine the feedback configuration and the necessary 
frequency compensation for the particular application, as 
previously described herein. The following is a list of design 
alternatives which will improve system performance: 
• Provide a dc ground return for both amplifier 
inputs, and whenever ~ossible keep the source 
impedance small relative to the input impedance 
of the amplifier. 
• Provide dc offset to compensate for the internal-
amplifier offset. This can be achieved with a 
resistor divider network at the input and is neces-
sary in cases where the system has high gain 
and/ or is dc coupled. 
• Allow for maximum phase margin, depending on 
required bandwidth. 
• Design the frequency-compensation network, 
whenever possible, to minimize loading. 
• Make sure that the maximum common-mode input-voltage 
specifications will not be exceeded in the system. 
• Decouple the power supply voltages as close to the circuit 
package as possible. 
• Try to separate in-phase inputs and outputs, whenever possible, 
when preparing the circuit design layout. 
• Consult the manufacturer's application notes for additional 
precautions that are peculiar to the particular circuit being 
used. 
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SECTION V 
MONOLITHIC MICROCIRCUIT PACKAGES 
A. THE PACKAGING OF A MICROCIRCUIT 
1. General 
The electronic industry has made tremendous advances in semiconductor 
technology since the development of monolithic microcircuits. The difficulty of cap-
italizing on the small size of the monolithic silicon dice or bar has focused attention 
on one of the major barriers to the full realization of its many advantages-the pack-
aging problem. 
The packaging of extremely small circuits has lagged somewhat behind 
semiconductor fabrication and process technology; however, within the past year, 
much work has been done in assembling and packaging the individual circuit dice. 
Since a large portion of the finished cost is in the assembly, testing, and packaging 
of the device, automatic eqUipment has been developed to assemble and test micro-
circuits. 
A new package, as well as the circuit contained in the package, has not been 
entirely proven until after a complete system has been designed, assembled, and tested. 
Any problems that show up are fed back to the device manufacturer for corrective action. 
This type of feedback has aided in the development of several types of microcircuit 
packages with adequate mechanical and environmental characteristics. This discussion 
will describe the methods used for die attachment and intraconnection of the circuit to 
the package and will present several microcircuit packages. 
2. BaSic Assembly Teclmigues 
a. General 
The basic assembly techniques used in attaching the monolithic circuit 
die to the package will be discussed with reference to their application to the various 
microcircuit packages. As with the monolithic fabrication and process technology, 
the assembly techniques are changing quite rapidly, and there is a wide variation in 
the teclmiques now being used by different manufacturers. Most of the techniques 
have been developed to increase the yield and decrease the cost of microcircuits; 
however, much has been done to improve their reliability . 
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Up to the time the slice is bar-probed, very little handling of the 
slice is done. During the bar-probe test and assembly procedure, the slices and dice 
are handled and exposed to open environment. Two of the major reliability concerns 
have been contamination in the package and scratched metallization. Although there 
are several cleaning steps during assembly, contamination is still a major reliability 
consideration. A glass-type protective coating over the slice (except the bonding pads) 
is being investigated and used by some n1.anufacturers to prevent contamination on the 
die surface and also to protect the metallization. 
After the wafer or slice has been fabricated and tested, as discussed 
in Section II, the individual circuits are ready to be separated and assembled into 
packages. The original artwork layout will have included several mils of spacing 
between the neighboring circuits. The protective glass and Si02 layer is normally 
removed from this spacing between circuits. The act of separation, called rrdicing, rr 
is accomplished by using a diamond stylus in a scribing process. 
b. Separation of Individual Circuits from Wafer 
The wafer to be diced is held by a vacuum on a table that is capable 
of coplanar, translational, and rotational motions. Scribing is accomplished by 
pulling a diamond stylus point across the wafer to form cleavage channels on the sur-
face between the individual circuit die. The principle involved in this is similar to 
that used in cutting glass. The scribed wafer is removed from the mOlmting plate and 
covered with tissue paper. The wafer is broken along the scribed lines by means of 
light pressure from a rubber roller. The circuits which have passed the bar-probe 
test are removed by a vacuum pickup with a teflon-coated tip. Some manufacturers 
use a magnetic ink to mark the circuits which have not passed the bar-probe test. The 
broken dice are passed under a magnet to remove the bad circuits. The acceptable 
circuit dice are cleaned and are then ready to be assembled into a circuit package. 
c. Attachment of Circuit Die to Microcircuit Package 
The circuit die must be bonded to the header or package. This bond 
must provide mechanical contact, a thermal path, and either electrical connection or 
isolation. There are two different methods of bonding or attaching the circuit die to 
the package. One method, used mainly in the metal flat pack, provides electrical iso-
lation between the circuit substrate and the package. It uses a glass frit to secure the 
silicon die to the base of the package. A thin layer of frit is deposited in the bottom of 
the package and the circuit die is placed on top of the frit. The assembly is placed in 
an oven at approximately 450°C to f-use the die to the package. This method is also 
used in the glass and ceramic packages when a metal bonding plate is not used. 
l-V-2 
The other method of attaching the die to the package makes use of a 
eutectic bonding process. This type of bonding is used throughout the semiconductor 
industry for attaching transistor die to headers. The process varies between manu-
facturers, depending on the method used for bonding. The package is heated to approx-
imately 400°C, and it may be surrounded by nitrogen gas to minimize oxidation. After 
the die is located on the header, the eutectic solder is cooled and the die attachment is 
completed. At this point the ,assembly is ready for wire-bonding the circuit die to the 
package leads. 
3. Connection to Internal and External Wire Leads 
a. General 
The physical size and construction of the microcircuit make it nec-
essary to have some type of connection between the chip and the outside of the package. 
The basic requirements for the package are multileads, mechanical protection, and a 
hermetic seal. To decrease the cost, the packages should be capable of being used in 
automatic testing and assembling equipment. 
In the interest of clarity, the following definitions will be applied to 
monolithic electronic devices: 
• Intraconnections are those connections and conductors 
that exist within a single monolithic electronic device 
package. Header posts and ribbon leads are excluded. 
• Interconnections are those connections and conductors 
that are external to the monolithic electronic device 
package. 
b. Thermocompression Bonding 
(1), General. The process of thermocompression bonding of 
small wire leads to transistor chips has been in use for several years. Transistor 
reliability data indicate that the technique is fundamentally compatible with the poten-
tial reliability of monolithic microcircuit devices. Although the use of wire leads 
within the device package is likely to continue for some time, their elimination is 
highly desirable. Substantial research is being carried on toward this end. Wire leads 
are expensive. They must be installed manually, one at a time, a factor that adds 
Significantly to the labor costs of the device. In addition, a significant portion of device 
handling, which is responsible for scratched metallization (an important yield factor in 
addition to reliability conSiderations), occurs during lead attachment. 
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Thermocompression bonding is a type of low temperature 
brazing; it is performed at about 300°C with O. OOl-inch diameter gold or aluminum 
wire and requires the use of machinery especially developed for the purpose. There 
are three (3) basic types of thermocompression bonds in use in the industry today: 
wedge 'bonding, ball bonding, and stitch bonding. 
(2). Wedge Bonding. Wedge bonding is simple, inexpensive and 
does not cause contamination or degradation of the semiconductor. For this process 
a controlled atmosphere is required. A very fine sapphire or silicon carbide wedge 
is brought down upon the end of the wire to be bonded. Locally elevated temperatures, 
coupled with the high pressure, cause the two metals to seize and make intimate con-
tact without a third or intermediate phase (such as solder) and without melting. The 
function of elevating the temperature is to keep the metals annealed while the pressure 
is causing them to flow into atomic intimacy. 
(3). Ball Bonding. The ball bonding operation, shown in the six-
part sequence of Figure 1-89, has the advantage of feeding the wire through the capillary. 
thus eliminating the need for separate alignment of the parts. The exposed end of the 
wire is melted into a ball by means of a very small hydrogen flame. This ball is 
brought down, with pressure, upon the area of contact. Only gold wire can be used in 
ball bonding; aluminum will not form a suitable ball. Ball bonding usually requires a 
larger bond area, which results in a very strong bond. The gold wire must be stitch-
bonded or wire-welded to the package leads, since a ball cannot be formed at this 
pOint. 
(4). Stitch Bonding. Stitch bonding is a process very similar to 
ball bonding, in that it uses a capillary action to feed the wire. The exposed end of the 
wire is bent at an angle of 90° instead of being formed into a ball. The bonding action 
is then performed with heat and pressure, as in ball bonding. The similarity between 
stitch bonding and ball bonding is shown in the six-step sequence depicted in Figure 1-90 
c. Ultrasonic Bonding 
One other type of bonding, recently introduced, shows promise for 
the future. This is ultrasonic bonding. This method does not make use of an external 
heat source. The bond is produced by a wiping motion of the ultrasonic head, which 
causes a plastic deformation of the materials and breaks through any oxide film at the 
,interface between the wire and the bonding pad. Strong intermolecular bonds are 
formed with large contact areas. This method has the added advantage of using either 
aluminum or gold wire. The mechanism of ultrasonic bonding is shown in Figure 1-91 
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4. Flip-Chip Assembly Process 
The flip - chip assembly process is an attempt to reduce costs both in the 
assembly operation and in packaging. It combines the operations of die bonding and 
wire bonding. In doing this, it eliminates the need for intraconnection wiring. "Flip-
chip" gets its nal11.e by association with the process procedure. The semiconductor chip 
or individual component die is coated with a protective glass layer. Holes are etched 
through the glass to the contact lands, and solder balls (or copper balls) are placed in 
the holes. Specially prepared substrates are used that have raised metallization lands. 
The chip is inverted and the balls are pressed against the mating positions on the sub-
strate. This assembly thus provides simultaneous die and intra connection bonding by 
means of heat and pressure. It should be possible to extend this technique as experi-
mental data proves its reliability. 
B. TYPES OF AVAILABLE PACKAGES 
1. General 
The packages that are most commonly used can be listed in three different 
categories: the TO- 5* type package, the flat package and the dual-in-line package. 
*The deSignation "TO-5" is a specific JEDEC nomenclature for a three-lead transistor 
package. The use of the TO- 5 name for microcircuit packages with more than three 
leads is common but is not accurate. 
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2. The TO-5 Type Package 
The first available microcircuit package, the type TO-5, evolved from 
previous semiconductor technology. This multilead package is available with 8, 10, 
12, 14, and even 16 pins. The use of the TO- 5 can is shown in Figure 1-92 with a cir-
cuit die in the center of the leads. This can, with its cap removed, shows the relative 
size of the conductors and chip. 
The header of the TO- 5 type package is made of gold plated F -1 5 alloy and 
is fitted with hermetic glass-to-metal seals for the pins. The F-15 alloy is used 
because of its thermal compatibility with glass and for its weldability. The circuit die 
is secured on the header and the circuit is intraconnected to larger, more manageable 
terminals to permit electrical test and operation in its intended application . A nickel-
clad cap is welded on the header flange to provide a hermetically sealed package. 
There are two major disadvantages to the TO-5 type package. It does not 
provide sufficient terminals to fully utilize the developing technology of microcircuits 
unless there is a great sacrifice in packaging space. Secondly, the TO-5 type package 
is very difficult to use in automatic test and assembly equipment. 
Figure 1-92 View of TO- 5 Type Package with Cap Removed 
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3. The Flat Package 
The flat package was developed in order to obtain the full advantage that is 
available in system packaging for a microcircuit application. The flat pack is usually 
rectangular or square in design, which makes it compatible with the flat rectangular 
monolithic die. As with the other elements used in microcircuits, there is little stan-
dardization in the flat packs now available from one manufacturer as compared with 
another. The packages are made from materials such as metal, ceramic, epoxy, glass 
or combinations of these materials. Three of the commonly used flat packs are shown 
in Figures 1-93 through 1-98. Although there are perhaps 20 to 30 different size micro-
circuit flat packs available, the majority of packages use a lead space of 50 mils be-
tween leads, which provides a certain degree of interchangeability. 
The 14-lead package shown in Figures 1-93 and 1-94 consists of a kovar-
stamped ring with slots cut into its sides, a flat F-15 alloy lid (which can be glass-
coated to provide protection from shorts to the bond wires) and a baseplate welded to 
each side of the ring. The leads are gold-plated F-15 glass-sealing alloy (F-15 is the 
ASTM designation for an iron-nickel-cobalt containing, nomina1y 53 percent iron, 
24 percent nickel, and 17 percent cobalt). Since the leads are gold-plated, they can be 
either welded or soldered. 
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Figure 1-93. Profile and Plan Views of Metal Flat P ack (Texas Instruments) 
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Figure 1-94 Photograph of Metal Flat Pack (Texas Instruments) 
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Figure 1-95 Plan View of Glass - Metal Flat P ack (Signetics) 
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Figure 1-96. Photograph of Glass - Metal Flat Pack (Signetics) 
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Figure 1-97. Plan View of Ceramic Flat Pack (Fairchild) 
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Figure 1-98 Photograph of Ceramic Flat Pack (Fairchild) 
The package shown in Figures 1-90 and 1-91 is an a1l-glass body with a. Kovar 
lid. The leads are sealed within the glass mounting base. One of the leads continues 
on the inside to a mounting plate for the circuit die. A glass frit is used to bond the 
lid to the glass body. 
Another flat package, shown in Figures 1-92 and 1-93, is constructed com-
pletely of ceramic, with gold plated F-15 alloy leads. As with the glass package, a 
gold preform is used for bonding the circuit die to the package. A glass solder is used 
to seal the ceramic lid to the body. 
4. Dual-In-Line Package 
One other enclosure, the dual-in-line (DIP) package, has attained a market 
recently. Shown in Figure 1-99 is the dual-in-line (DIP) package used in commercial 
applications. The DIP is made by two different concepts. One method uses a ceramic 
substrate and cap, with a glass frit to bond the two together and to provide the seal 
at the leads. The other method uses an epoxy for the body of the DIP. This provides 
an economical package, but it is not hermetically sealed, and the reliability of such a 
package has not yet been fully established. 
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Figure 1-99 Photograph of Dual-In-Line Package (Texas Instruments) 
The DIP package was designed to accomodate standard commercial assem-
bly methods, particularly those used by commercial computer manufacturers. The 
physical size and terminal dimensions are standard with most manufacturers; however, 
as brought out before, very few manufacturers have identical circuits available within 
the package. 
C. SELECTING A PACKAGE 
1. General 
There are no hard and fast rules for selecting a microcircuit package. For 
military applications, only two types of packages are now being used, the TO-5 type, 
and the flat pack. Package selection has been given low priority when choosing,a micro-
circuit family. The reason for this is that when a family is chosen, the system manu-
facturer is usually limited to one source and must accept the device manufacturer's 
"unique" package. This wil l continue to be the case for several years, until second 
sources are available for the same circuit and until some standardization is achieved 
between device manufacturers. 
I-V -13 
2. The TO-5 Package 
The TO-5 type package and a majority of the flat packs now available are 
capable of meeting the requirements for military and space equipment. There have 
been sufficient reliability data and system data on these packages to justify their use 
in the majority of applications. The TO-5 package has an advantage in that its system 
assembly procedure is well known, due to the use of transistors. It also provides 
better thermal characteristics than the flat pack. 
3. The Flat Package 
The concept of the flat package, established in 1959, has enhanced the utility 
of the semiconductor circuits. This package-form factor, with its multiple leads, is 
essential for today's multifunction digital semiconductor circuits. The weight of the 
package is generally very low, less than 0.1 gram. The mechanical strength of the 
metal-to-glass construction and a low mass enable the flat pack to withstand severe 
stresses and environmental conditions. The leads on the flat pack make it adaptable 
to printed circuit board layout. The lateral extension of the leads allows mounting by 
either welding or soldering. The leads should be preformed, as shown in Figures 
and 1-96, to provide a more reliable assembly. The formed leads will help to prevent 
cracks in the seal around the leads. Also, the flat pack provides stress relief for the 
seal during extreme environmental conditions. 
Special carriers are needed for handling and testing flat packs. This does 
provide some plus factors, because the carriers can be keyed for automatic orientation 
and stacked for automatic placement on boards. These carriers also prevent damage 
during shipping and handling. A microcircuit in a meck-pack carrier is shown in 
Figure 1-100. 
D. PACKAGE ASSEMBLY AT THE SYSTEM LEVEL 
1. General 
For the packaging engineer to adequately utilize the factors presented to 
him by a microcircuit, he must carefully examine the design. The higher the density 
of the package the more thought and effort will be required for proper thermal control 
and isolation of signals. Since the optimization of every electrical and mechanical 
characteristic of the package is impossible, a design-compromise prinCiple must be 
used to optimize the desirable features and minimize the trade-offs necessary to 
secure it. There are no magiC rules of thumb to guide the packaging engineer through 
the maze of requirements. Each new microcircuit design will have different problems 
than the last. 
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Figure 1-100. Microcircuit Mech - Pack Carrier 
2. System Integration 
a. The TO-5 Package 
The TO-5 package can be assembled in a system by using the flow 
solder technique. This technique, widely used in industrial and consumer applications, 
has been the main reason for the popularity of the TO-5 package. 
b. The Flat Package 
(1). General. A different teclmique is used for attaching the flat 
pack to printed circuit (PC) boards. The most common methods for adjoining the flat 
pack leads to printed circuit boards are resistance-parallel-gap welding and reflow 
soldering. 
(2). Resistance Welding. Resistance welding is so named because, 
while force is applied to the materials to be welded together, low-voltage, high-current 
energy is passed through the resistance of the materials. The contact area is very 
small, resulting in a very-high- current density area, which causes plastic deforma-
tion. The materials are "pushed" together by the force of the electrodes. A nugget 
or fusion weld is not obtained, as in arc welding instead, a molecular bond is achieved. 
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Although a molecular bond provides a very reliable connection, there are two definite 
disadvantages, the first being that maintainability is limited (usually only one repair 
can be made per circuit). The other disadvantage is that resistance welding is expen-
sive and is not suited for automated assembly (nickel-plated circuit boards must be 
used). 
(3). Reflow Soldering. Another method being investigated and used 
for attaching flat packs to circuit boards is reflow soldering. The leads on the micro-
circuit device and the pattern on the circuit board are solder coated. The device is 
positioned on the board and heat is applied to melt the solder and secure the micro-
circuit to the circuit board. One type of reflow soldering is also lmown as hot-gas 
soldering. It is accomplished by passing a stream of nitrogen gas over a hot coil of 
nichrome wire which is encased in a tube. The tube has an integrated nozzle which 
directs the hot gas at the joints to be soldered . There is no flame present. Gas in the 
tube is heated to approximately 900°F. The hot gas strikes the solder joints on the PC 
board at a temperature in the range of 600°F to 650°F. The gas flow rate is approxi-
mately 1. 5 cu. ft. Ihr. Thus a solder joint can be made in the time of two or three 
seconds, which minimizes the possibility of heat damage to the component. The main 
advantage of this method is that it makes it possible to design the heating apparatus to 
solder all the leads on the device simultaneously, in the two- or three-second span . 
Also, the reflow solder process uses conventional copper circuit boards. 
c. Dual-In-Line Package 
The new DIP package can be attached by the flow solder process, and 
the package can be automatically inserted in the circuit boards. 
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SECTION VI 
THE EFFECT OF MICROCIRCUITS UPON SYSTEM RELIABILITY 
It is common lmowledge throughout the electronic industry that system reliability 
has a direct bearing upon mission success, system operat~ng life, system maintenance 
costs, system availability, and program development costs. Also, it is known that the 
total system reliability is a function of the total number of parts contained in the sys-
tem and the reliability of each individual part. The overall system reliability can be 
improved by reducing the number of parts and improving the reliability of the indivi-
dual parts. A significant effect on system reliability has been realized through the 
use of microcircuits. 
System reliability improvements are not only due to the reduction of component 
count but also to the following factors: 
• The problem of parts standardization and control is minimized. 
• The reliability problems associated with incorrect application are 
reduced, since microcircuits are designed to function under very 
specific conditions. 
• The use of microcircuits requires less control on stress levels and 
derating rules when the system is operated at recommended con-
ditions. 
• The use of microcircuits has greatly reduced the number and types 
of circuit connections. A large portion of the connections are the 
intraconnections of components within the microcircuit package. 
Thus, the component connections on the printed circuit board have 
been reduced; however, the system connector problems (PCB 
connectors) are sometimes complicated due to the decrease in the 
system size . 
Many factors must be considered in order to obtain the necessary reliability of a 
system. They range from selection of the right devices and computation of the right 
failure rate, through specifications, conditioning of parts, and determination of appli-
cation rules, system design, and assembly . 
One must choose microcircuits that wi ll provide the reliability required for the 
system . Reliability is built into the circuit as it is fabricated and assembled. One 
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cannot screen and condition just any circuit and consistently achieve a high degree of 
reliability. Process control is the main factor in achieving a reliable device. Thus, 
when choosing a family of microcir,cuits or a manufacturer, investigation of the fabri-
cation processes and techniques used in production is of the utmost importance. 
Nearly every project and proposal having a reliability requirement must predict 
and sometimes formally demonstrate a certain MTBF. It is therefore important that 
a realistic (obtainable) failure rate be used for microcircuits. 
A definite advantage of microcircuits is their low failure rate. The failure rate 
is comparable to the failure rate of a discrete transistor. Therefore, in comparing 
the failure of a monolithic device to the failure rate of an equivalent circuit using 
discrete components, a reduction in the failure rate of up to two orders of magnitude 
has been observed and demonstrated. The failure rate of microcircuits is becoming 
extremely low due to gains in technical lmowledge by both the manufacturer and the 
user, and to better processes and better control of these processes. Demonstrated 
failure rates have conSistently equaled those of silicon planar resistors. 
Extreme caution will be necessary in deriving a valid failure rate number. In 
a recent survey of available tests and operational data from microcircuit manufacturers 
and users, failure rates ranging from 0.001 failure per million hours to 1.0 failure 
per million hours were observed. These failure rates were primarily dependent upon 
the processing, inspection, and manufacturing controls used by the manufacturer, and 
upon the screening and preconditioning tests performed by the manufacturer or user. 
Different manufacturers use different methods and tests in obtaining failure rates, 
hence the wide range of failure-rate numbers. It is difficult to compare these numbers, 
and it is more difficult to obtain an overall failure rate unless the test methods, 
failure criteria, and types of microcircuits are known. 
This v~lume of the Handbook has presented application information needed to 
achieve high reliability in a system using microcircuits. The other volumes present 
information on failure mechanisms, failure analysis methods and procedures, and 
reliability assessment. The system design and reliability engineer must assimilate 
this information, evaluating it as to the degree it applies to a specific system or 
piece of equipment. 
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APPENDIX A 
TYPICAL DATA SHEETS FROM VARIOUS MANUFACTURERS 
NOVEMBER 1965 • SU36 • 
..,.A711 
DUAL COMPARATOR 
FAIRCHILD LINEAR INTEGRATED CIRCUITS 
GENERAL DESCRIPTION The •• A 71\ is a dual, dl!f~rent1al voltage comparator' Intend~d 
primarily fur core-memory sense amplifier applications. The device features high accuracy, 
fast response tLml's, large input ,'oltagf." rangc, low power cunsumptlon and compatibility with 
practlca\l~ al\ Integrated 1""lc lorms. When used as a sense ampUller, 1Ill' threshold voltage 
can he adJush'd O\'er a Wide rang", almost Independent of the Integrated clrcultcharacterlstlcs. 
Independent strobing of ~ach comparator channel Is provided, and pulse stretching on the out-
put Is easily accomplished. Other applications of the dual comparator Include a window dis-
criminator In pulse height detectors and a double-ended limit detector for automatic Go/No-go 
test ('qulpment. The iJA71l, which Is similar to the j.LA7.10 differential comparator, Is con-
structed on a 40-0111 square silicon chip using the Fairchild Planar epitaxial process. 
ABSOLUTE MAXIMUM RATINGS 
Positive Supply Volt~\:e 
Negative Supply Voltag" 
Peak Output Current 
Dlfferentlal Input Voltage 
Input Voltage 
Strobe Voltage 
Internal Power Dissipation (Note 1) 
Operating Temperature Range 
Storage Temperature Ranr:e 
Ll'ad Tl'mperature (Soldering, 60 sec.) 
SCHEMATIC DIAGRAM 
+14.0 V 
-7.0 V 
50 rnA 
* 5.0 V 
,7.0 V 
o to +6.0 V 
300 mW 
-SS"C to +125'C 
-65'C to +150'C 
300"C 
r--,----------~--t--,--_+--_r---------,--~~ •• 
tNv(lTlN4 
-0 INPUT, 
.::t----i--<> NON ,Nv(ltltfirfG 
PWUTJ 
------------------------------------------------~ 
Not .. , on page 2 
SC10997 (1-4) 
TO·5 CONNECTION 
DIAGRAM 
CTOP VIEW) 
MANurACTuRED UNDER ONE OR MORE or THE fOllOWING 'I S PAT[NTS ?981811. 3025589. 3064161. 3108H9. 3111260 OTHER PAUNTS P[NO'NG 
\ 
Figure A-l. Fairchild p.A 711 (Sheet 1 of 4) 
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FAIRCHILD LINEAR INTEGRATED CIRCUITS ~A711 ' 
ELECTRICAL CHARACTERISTICS (T A: 25 C, V' : 12.0 V, V- : -6.0 V unless otherwIse specifIed) 
Parameter (see deflnltlons) CondItions MIn. Typ. Max. Units 
Input Oflset Voltage 
Input Offset Current 
Input Bias Current 
\T oltage GaIn 
Response TIme (Note 2) 
Strobe Release Time 
Input Voltage Range 
DUferentiallnput Voltage Range 
Output ResIstance 
Positive Output Level 
Loaded PosItive Output Level 
Negative Output Level 
Strobed Output Level 
Output SInk Curre~t 
Strobe Current 
Posltlve Supply Current 
Negatlve Supply Current 
Power ConsumptIon 
V
out : +l.4V, RS ::: 2000, VCM : 0 
Vout = + 1.4 V, RS ::: 2000 
V
out = + 1.4 V 
V = -7.0 V 
V In ?: 10 mV 
V ln ?: 10mv,IO =5mA 
V In ?: 10 mV 
V strobe :::0.3 V 
Vln ?: lO 'mV, Yout > 0 
V strobe = 0 
V out < 0 
The followIng speclflcatlons apply for - 55 ' C ::: T A :::+12S- C: 
Input Offset Voltage (Note 3) 
Input Offset Current (Note 3) 
Input BIas Current 
Temperature Coefflclent of Input Oflset 
Voltage 
Voltage GaIn 
1tOTlS: 
RS ::: 2000, VCM = 0 
RS ::: 2000 
1.0 
1.0 
0.5 
25 
750 1500 
40 
12 
i 5.0 
i 5.0 
200 
4.5 
2.5 3.5 
-1.0 -0.5 
-1.0 
0.5 0.8 
500 
1.2 
8.6 
3.9 
130 
5.0 
(1) R~tlnc appHel for ('aH trmJ)f'ralurU to .12' C; dual" Ilnurly at ' . 8 mW/ C for ambtrnl temPf'raturu above 105 C. 
(2) Th.f' r •• ponu 11m" ap«lIird (ueo dl'lJnJUonl) 'a for a lOO-mY Input atf'p _lIh '-mY overdrive. 
3.5 
5.0 
10.0 
75 
5.0 
o 
mV 
mV 
jj A 
jj A 
nsec 
nsec 
V 
V 
o 
V 
V 
V 
o V 
mA 
2. 5 mA 
mA 
. rnA 
200 mW 
4.5 mY 
6.0 mV 
20 jjA 
150 jjA 
IJ V/ ' C 
(3) TM Input aUNt voltaar (11'e ckoUnltion.) I. 'Pf'cllled for a lOille thr".hold voltace of l.8V at -" C, 1.4V at .2' C and l.OV at .12' C . 
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FAIRCHILD LINEAR INTEGRATED CIRCUITS ~A71l 
VOL UGE TRANSfER 
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Figure A-3. Fairchild I-LA711 (Sheet 3 of 4) 
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FAIRCHILD LINEAR INTEGRATED CIRCUITS ",A711 
DEFINITIONS 
LOGIC THRESHOLD VOLTAGE - The approximate voltage at the ""tput 01 the comparator at which the loadin~ lugic c ircuitry chanl:ps 
its digital slate. 
INPUT OFFSET VOLTAGE- - The voltage bel ween Ihe inpul lermlnals when Ihe outpul is at Ihe logic threshold voltal:c. The Input 
ollset voltage may also be defined lor the case where two equal resistances are inserted in series with Ihe inpul leads. 
INPUT OFFSET CURRENT- - The dillerence in the currents into the two input terminals with the outpul al the logic Ihreshold wlta!:e. 
INPUT BIAS CURRENT- - The average 01 Ihe two input currents. 
INPUT VOLTAGE RANGE- - The range 01 voltage on the Input terminals lor which the comparator will operate within specifications. 
DIFFERENTIAL INPUT VOLTAGE RANGE- - The range 01 voltage between the Input terminals lor which operation wlthln specifications 
is assured. 
VOLTAGE GAIN- - The ratio 01 the change In output voltage to the change In voltage between the Input lermlnals producing It with 
the DC output level In the vicinity 01 the logic threshold voltage. 
RESPONSE TIME- - The Interval between the application 01 an Input step lunctlon and the time when the output crosses the logic 
threshold voltage. The Input step drives the comparator Irom some Initial, saturated Input voltage to an Input level jusl barely in 
excess 01 that required to bring the output Irom saturation to the logic threshold voltage. This excess Is relerred to as the voltage 
overdrive. 
STROBE RELEASE TIME- - The time required lor the output to rise to the logic threshold voltage alter the strobe terminal has 
been driven Irom the zero to the one logic level. Appropriate tnput conditions are assumed. 
POSITIVE OUTPUT LEVEL- - The 1)(; output voltage In the positive direction with the Input voltage equal to or greater than a 
minimum specllled amount. 
NEGATIVE OUTPUT LEVEL- - The DC output voltage In the negative direction with the Input voltage equal to or "reater Ihan a 
minimum specilled amount. 
OUTPUT SINK CURRENT - The maximum negative current that can be delivered by the comparator. 
PEAK OUTPUT CURRENT - The maximum current that may !low Into the output load without causing damage to the cumparator . 
OUTPUT RESISTANCE- - The resistance seen looking Into the output lermlnal with Ihe DC output level at the 1000Ic Ihreshuld \'ultage. 
STROBED OUTPUT LEVEL- - The DC oUlput voltage, independenl 01 Input voltage, wlthlhe \'ultage un Ihe strobe lerminal oqual t<J 
or less than a minimum specified amuunt. 
STROBE CURRENT - The maximum current drawn by Ihe strube terminal when It is at Ihe zero 1000Ic le\'el. 
POWER CONSUMPTION - The DC puwer Inlu Ihe amplifier with no uutput luad. The DC power will vary with Sll(n31 10\'01, hUI i~ 
specified as a maximum fur the entire ranKe uf input~si~nal cunditiuns. 
-These definitions apply lor either side with Ihe other dlsauled wilh Ihe slrobe, 
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Figure A-4. Fairchild J.LA711 (Sheet 4 of 4) 
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MAY 1965. 
DTI-LL 932 DUAL BUFFER ELEMENT 
DTp.L "944 DUAL POWER GATE ELEMENT 
FAIRCHILD DIODE -TRANSISTOR MICROLOGIC 
GENERAL DESCRIPTION - The DT~ L 932 Dual Sulfer Element and the DT~ L 944 Dual Power Gate 
Element arc dual 4-input inverting drivers for use with the Fairchild Diode-Transistor Micrologic 
F amily or any simIlar DTL logic circuits . The{an-in of either element may be extended with the use of 
the DT" L 933 Element. Input thresholds and currents are the same as other DTIJ L gate elements. 
Both DT p L 932 and DT j.l L 944 Elements have typical saluration resistances of 5 oh ms which allow 
output currents of up to 100 rnA. The DTJJ L 932 features an emitter-follower output pull-Up, which 
pr ov ldes a high ran-oul device with superior capacitance-driving capability . 
The DT~ L 944 Ceatures an output with no internal pull-up. Thus, 944 outputs may be tied together 
for the "WIred-OR" function, or may driv e inputs with logic thresholds of 4 to 6 volts. The 944 1s 
intended as a hig h fan -out gat e int e rface driver, or lOW-pOwer lamp driver. An external pull-Up 
r eS tstor may return to the nominal DT~ L Vee supply of 5 volts or toother supplles upto 12 volts. 
These s upplies may be located near the output or at the far end of an open transmission line or 
twisted pair interconnection. 
Complete test specifications, typical and worst-case DC curves, tpd curves, and suggested loading 
rules are included in these specifications. 
ABSOLUTE MAXIMUM RATINGS (above which useCul liCe ma y be Impaired) 
:;u""ly V olt"~,, (V eel. ~~~lt~n~~u~125 C, 
:)upply Volt.\~l' (Vee), pul~t'd, 1.0 st'c . 
Output Curn'lll, Into Outputs, Cont inuous 
Outpul Curn'Tlt, InlO OUtPLlIS, pulst'd, 
301l1l11 I!)l'conds 
Input Fnrwal'd Current 
.8.0 Volts 
+ 12 Volt s 
150 rnA 
300 mA 
- 10 mA 
Input Reverse Curr ent 
Operating Ambi en t Te mperature 
Storage T t'mperature 
Ope rating Junction T e mperature 
(St'(> note A on pag e 2) 
5.0 mA 
-55 e to . t25 e 
-65 e to .150 e 
... 175 C Maximum 
LOGIC DIAGRAM (TOP VIEW) SCHEMATIC DIAGRAM OF THE 
DT" L 932 ELEMENT 
(ONE SIDE ONLY) 
SCHEMATIC DIAGRAM OF THE 
DT" L 944 ELEMENT 
(ONE SIDE ONLY) 
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Figure A-S. Fairchild DTJ.lL 932 and DTJ.lL 944 (Sheet 1 of 4) 
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FAIRCHILD DIODE·TRANSISTOR MICROLOGIC 
TEST SEQUENCE DT" L 932 AND DT" L 944 ELEMENTS 
NOTE: DOIh , 'll 'ml'm~ .l'" du.1I " IIOANP" 1o:.1I1 '~ . th, · rdu r~·. Iht ' \I '''' xl'qUt'm',,!:> fur t';u : h .Irt' Id, ' nll e .. !. T .'s t s " n 1'.H' h :.ul .. OIf (hi ' elua' .lrI ' tdl-lIllt' .• I , thprt ' fn n ' , m.IIl' hlu..: 11 .. 1 
,mel 11111 num!A' f!l .. n ' :<thu ... n 11\ l).Irl ·l\thl ·l>I · ~ 
T est 
No. 
LTPD 
Group 
PlIl B Pin C Pin 0 Pin X Pill E Llnllis 
(H) (I) (J) (Y) (F) St' rlS(' Mill . M.lx. 
I , (2) 
3,4,5,6, 
(7,8,9,10) 
II, (12) 
13 , (14) 
15, (16) 
17 , (18) 
19, (20) 
21 , (22) 
23 , (24) 
25 , (26) 
27 , (28) 
29, (30) 
31 
A 
6 1, 3 
2,3 
CND 
VCCL 
VCCL 
VCCH 
VCCH 
VCCH 
VCCH 
VCCH 
VCCH 
VCCH 
VCCH 
VC~: X 
VCCH 
VpD 
V (ma.) 
YCCL 
V~(Vf.) 
V~(V 1') 
IA(lC) 
16 (1H) 
IC(lI) 
IIJ(lJ) 
IA(lC 
16 (lH) 
IC(II) 
II)(lJ) 
IE(II') 
IE(II') 
lyCC 
IVCC 
V~: (YI') 
32 
33,(34) 
35,36 
35,36,37,38 
C 
C 
C 
C 
D 
D 
D 
D 
C 
6 
E 
E 
E 
I' 'pd. ' tpcJ ~ St '" T .thl, · ur It ' ~t "Ire-uti l' ''lIdIlIOfl:l ,Ind hmlb . 
(39,40 , 41,42) 
NOTES, 
43, (44) 
45, (46) 
6 
6 
6 
1,4 
Crill 
\1) \ ' Il .11'1'11' 11 11111" I(tu •• ll\ I., I 111111.11 ' .1 , ' 1\ I ... ' 0111. r IIIPtlf, . ,'"'' 
(21 Apph G~I> ,,, h'llI 1'\11'" A .11\11 G . 
{31 /)T L:J3 2 ·'III\. 
TEST lIMITS-DT" L 932 AND DT .. L 944 
VOL 
VOH 
IR 
II" 
ICt:X932 
' :;C(mlll)932 
1(111.,,)932&944 
I p I>H 944 
IpI>H932 
IC FX 944 
LVCE 944 
.25 C .125 C 
Units Mill '-tax Mil M,I,'( Mill M,Ix 
.. A 
mA 
.. A 
mA 
111 A 
mA 
il i A 
ili A 
VlIlt~ 
0.4 
2.5 
2.0 2.0 
· 1.6 · 1.6 
50 
· 16 ·1 H 
6.0 
20 
26 . 6 
0 .05 0.1 
6 .0 
2 .:) 
· 16 
5.0 
· 1.5 
( .. , rIT lYH .ml,' 
I~: (!. ) 
110;11,,) 
YE(V •. I 
I~I (k, It'! 111 11 Tn !I unll", Itln" n, X. I .. nd J .Ir. ,' m lll.-d . Thu .. \, · .. 1 .. 
b . Q. Ill . 16. 17 . I"' , 24 . 2~ , lb . 33, 3" . 41. 42 .. net 43 , .. , nnl ""I'I~ 
CONDITIONS AND LIMITS, tpd TESTS 
(V cc • 5.0 Y, T A • 25 C) 
R C MIn . 
NOTt: : 
1144 51011 20 pI 15 I1S.·c 50 flS"C 
944 15011 100 pliO nSeC 35I1s.·,· 
932 510 II 500 pI 25 11 •• ·C 80 I1S.'" 
932 150 n 500 pi 15 I1S"C 40 I1S"C 
944 150 II 20 pI 10 ns.·c 35 I1S",' 
944 510 11 20 pr 5.0 nSf.'C 20 nSl'C 
932 150 U 500 pC 20 IISC'C 65 I1S('C 
1132 510 II 200 pI 8 .011" ·c 3011."" 
C"ln I.I!III":' 1111111 pr"\ •• 1. d , ... 01, ..... ..:11 IlI l q rlll.ltl '.11 
"111\ 
IR 
II! 
II! 
IR 
II' 
II' 
II' 
IF 
ICEX 
IpIJH 
J(Ill.lx) 
(NUll ' 1) 
(No,, ' 1) 
(1'10 1, · I) 
(NUll ' 1) 
FORCING CONDITIONS U'"I, .55 C .25 C -125 C UI1Its ·55 C .25 C ·125 C 
NOTt: A , 
V(III,I,() 
VPI> 
VCCH 
VCCL 
VR 
V" 
VCEX 
V ll lt ~ 
VlJlt~ 
Vo lt l'l 
Vo lts 
Vo lts 
5.5 
4.5 
4.0 
o 
4. 5 
11.11 
5.0 
5.5 
4 . 5 
4 .0 
4. 5 
5.5 
4. 5 
4 .0 
o 
4.5 
IOL 944 
IOL 932 
IOH 932 
V1L 
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Figure A-6. Fairchild DTJ1.L 932 and DTJ1.L 944 (Sheet 2 of 4) 
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FAIRCHILD DIODE ·TRANSISTOR MICROLOGIC 
MINIMUM/MAXIMUM AND TYPICAL DC CURVES 
FIG. 1. -1 I. Dlpl932, 944 
MAXIMUM ¥S. TYPICAl 
(T" _ - 5S·C &+2S·C) 
I.' r----,.---.--.,...----,,.-....,..---, 
I.l I---+--t--I-. 
•. , t--.,.- -t---I--fi--+-.j 
-v,'O.Oy 
--- v, .. 110\1 
• .:----;':u"--:.'::-. -."',-~,.'::-. --,,"'.,-....J •.• 
Vee ' vall'S 
FIG. 2. OTl'llNPUT THRESHOLDS 
¥S. TEMpERAlURE (932, 944) 
J .• r------,.------, 
1 .• F-----f.,,L---~..,,_-1 
--For~Ol .. IO_. VIH 
V1lllSJ I'OINTJ Ina"," IIuC ~ In, 
."~---~~_.~~~l~ .• V~.~~~M~~ 
TLWtlAn.( • ·c 
FIG. 3. TYPICAL POWER DISSIPATION 
PER SIDE ¥S. SUPPLY VOL lAGE 
(OUTPUT NOT LOADED) (932, 944) 
'" ZS"CAU INf".UTlHlCH 
./ V ~ -
f-",,/ V ./ V 
,........-Y 
-• V 
FIC. 5. TYPICAL OUT,.,T LOW 
CURRENT ¥S. SUPPlY VOlTAIIE (-'S'C Ind +2'·C) (832) 
i .. 1-+-+-+-1--+,4-1-..." 
~ ~~~~ 
~ " 
i 
B " 
_11 10 
FIC. I. TYPICal OIlTPllT lOW 
CURRENT ¥S. OUTPUT WOLlACE (832) 
~r--'--r-..,-r-,---"-~ 
1 
i 
~ .~-t-~-+~~~~-t-~-4 
i 
~ 
'. ... 
FlC. 7. TYPICAL OIlTPllT LOW 
CURRENT ¥S. OUTPUT VOlTAGE 
(944) 
nil. I. TYPICal t,.- ¥S. 
CAPACITY 1832, 144) 
• 
'A· a·c 
JeJ •.• v ~ 
Vet ' ....... 
-··~V • 
UtO ... ~ ')fQ t:;:: ~I--
V " 
• .. 
-
,. 
-CAtAenOI ( - ,f 
FlII .•. TYPICAl t,..+ ft. 
CAPACITY (144) 
-
-t-- \Icc -uv 1 V 
fA' zs-c I v 
.I,~~Y 
[)..' 
.. 
'" ./ 
:'1. . • ~ 
. -0'" 
• 
•. ..Jo 
• 
T 
• • • II • CArAcno, c . If 
Fill. 10. TYPICAlt,..+ ft. 
CAPACITY (t32J 
I.,.---r---T--,.-,---,..,...-..... 
~ .. 1---+--.' 
---':~4~~--I 
~ ,. • 
~~ 
ON: 01 MOI( 1WUT'S t1M' -
• 
,/ I I 
• ,.  ... 
FIG. 4. TYPICAL OUTPUT CURRENT 
WITH INPUTS lOW (832) 
VOUT • OUTM VOUAGE • VOlTS 
SC0885S (3-4) 
VOl • ourM VOUAGl • WIln 
tpd TEST CIRCUIT FOR DT ILL 932 ELEMENT 
n 
Il'ULII It" r--~---7.....J 
c, 
... ' 
All DieMt .... ,DtOO ... hlttw .... ' .. IS'C 
C, ... c, hilt ..... "'"" ... lire c.,.at~ 
NOTE: 
cArAcno' c . , I 
The .. me drcwt I. u.ed on the DT",L 844 elemeat except thal all diode. Ire omit-
ted. The rul,tor R I. tied to capacItor C and the Te.t Output. A lie n re,lItor 
i, Uled to load the input ,ate. 
3 
Figure A-7. Fairchild DTJ.tL 932 and DTJ.tL 944 (Sheet 3 of 4) 
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SUGGESTED INPUT·OUTPUT LOADING FACTORS (Please refer to DT#L Composite Data Sheet for complete family rules). 
'-D l~~ >-1~ , _. 
, --
:::-..:D' , --
, - " 
. -, ~,J l ••• , .. ,"0' I"M·.tI ~~ 
----_._-----------
INPUT LOAD FACTORS fOR OTHER OT .. L ElEMENTS 
I>T I' L 930, 946, 932, 944 1Hput ... 
CJf •• L93l. 945, 94B CPpttl 
nT, LU31, 945, 94fJ $1 ~2 C 1 e 2 
nr., L 931 Sf) CD ~Iln" 
f>T,.L945. 948 Sf) C
n 
pin, 
TT"LI03, 104 wil"11 (lm,-n by DT .• L932 
Or' 944 With .'xh<nml ft",.I.,tor 51011. 
MISCELLANEOUS RULES 
1. UT"L932 nMY unt twoutput "Oll"('d, 
2. For iflne.ls('d {'urr't'nt~ wpo!:, :wd outputs of 
I 2 DT,,1.932 orl 2 [rr,.L944 maybpparal-
h'kd up to 4 l'OmtllOn outputlo" F,arh {'omtJIIH'd 
tnput.4 l(}'\(i<-;. CnOllJllwd output. 100 loads. 
3, DT .. L 944 may b.' output "On',(-d, 
4, An l''id(>rn,~J rt'sl .. tor should be UI'!NJ wUh 
DT,.L944. With <,xlI'rnal H to 5 volt Vee 
t 0,5 V; !->uhtnH't output l()ad~ a., follows: 
It • 2KIl 
n • 1 KIl 
H • 510n 
MISCElLANEOUS APPLICATIONS 
2 loads 
4 loads 
810.ds 
10 LEAD TO·5 
PACKAGE 
®" . , < • . , 
DTpL 930 DUAL GATE 
DTpL 932 
DUAL BUffER 
DTyl944 
DUAL POWER GATE 
NOTE: I,) ""111(' <>1 UH .. t 'tl'llll~ <itll)n"" U"" ot till' I It nll til .. I" mddl' y..\I!lUl lIu dl'i'>I~1) <)1 tilt' t h'I\U'f)t hut tw. yQnd Uw ~u .. r .. nh I<d h'1'>t tiuHt.,,; ,m V.lg~' 2 Con'lu.1I "",ur ... ,*Lr~ httd 
",11\, .. n pn .. ( f Litl\i t)f ,,,"!JlhH ,II Ill! Irrp,l~ ~'1lI 'ind 'H M iHllnn n«fjlr('nH nh. 
INTERFACING 
, . 
. 
III ~ r ~l;;" -1 
"+ • "l ".(.'~ltf 
l""":~'t'·" ) 
N4,t) 
t '~"'~""'''~I,,; 
B-- up to 12 volt", Luw Rt l'('l\'!'f m.ty hJ\l' n(JUll 11.1. 1 loW' li.,\'d 
1 \011; n<)tnUl.lI thr"..,hold:::::: 4V .md Ilrmunal hl~h It'\t'l ,tiV. 
JUI t'x.lmpll'. rh,.,ht~'x l:'o«'it'l'tt d ... tumid tw ,.'-., low :I~ pOl'osthle 
11)!I"'l ... tI'nl \Arlth I','quln-If low lnput h'\t.·l of I ('('('lH'l', m.tmh'r <)f 
J'f{'.'l\~·r"', .md j)mH'r rh,,:o.llMt!t',') of ... y:,ti m, For;. guar.mtt't,d 
VOII 11'\(') atH1Vt' fi \olt", ;1Il LVCE !-t.d, ('til)1l may lw dl;'~trabt(>: 
for \1'-.(' or rI,,,,t ... tor that r("<luin'~tfw 944 to~mkmor«'lhMl40 mA 
,.t! VOL .11>0\'(> .010 \'olt), .1 high C'urrt'nl tOL W VOL st'lt·t'lJIHlIll.1Y 
hf' d~ I?i •• lhlc 
POWER GATING 
o 
o 
o 
L 
.0 J 
E:lch output drlv/'r j, I 2 DT"L944. :>;011' O"'! th" [rr"L 944 
is a dlrt'(.'t hl~;h fJn~nut nplJrt'nwnt for nTI~L930f tX('('pt 
that .m ,-,'(h'rn,l} rt'sbtor must h.' used, 
SC08853 (4-4) 
Huh'" WlthVCC - 4,5Va 932 wllldrl,,-25-ulllI,.Loglrlo ... hor 
100 MWp L unit lo.ld", 
fkr,lte UT,.L output ," ,,-f' by 25;, r"r DT,. L 932 Vee' 4 V, 
H,'h'r 10 UT,.L932 Output Curn'nl Vi Output Volt,,!(.· 
,'un't', PJ.j!t:· 3, rru'il1at('hin~tnI1L .. M\\'t~L IAVAILABLE 
f('qulfl'IlH'nts. 
LAMP DRIVING 
Sug~('st.'d natln~s T A : 75' e 
Pow~r DIssipation TO-S 400mW lIf:txlmum 
Power Dlssipatton Ct'q).lk 240m\\' Maximum 
~v , Vee' 6 3. 
Vo--cor-<lB+ 
_~_..J !>V, 100mA Ump 
end or £qu""Ifnt 
" DTf,ll 932 
or 94~ 
'Maximum"hql"!;Ullp ('Uf'I('r.t 
12r'l rnA To*5 Orli> ",id.' oHl~' O~ 
100 mA Ct.'rpak Uta' shk only ()~ 
90 iliA TO- 5 ""th .. <1", ():>; 
75 mA CI'rpnk lJolh stili,s ()~ 
Cold" t.U!1P ('IJrrt ht is h111ltNt b> 'HltlJfJJlr'f\ n'sl .. f.uw(', t'01lth r Ct"*.htJ1lt't. ~r;d 
h,l"~' ('lifri'f)t tf) .1I)i)yt 2:')0 to 2SrJ mA, 
1'11.- trtilOit s!~tHfI('.lnl tt\~ rmal (mIt' ("(t)l;.t.II1\l<! tnr 932 And 944 
C('rp,lk t(Jt') tU'on' 
Tilt rm.ll tUTlf" t'dfH,I.lnt I., l'tlf'".,Yff'd ltv f'lrWdrd dHUh· ur()1' B1 HIlt' VJ.h> "'lifo Jln ..... r 
putM<tj mt'J Ollpn,>.!I' f,!dtf,. A hl~h CUI rt'nl ,~ ,,('it t lion 1'0 d~ slrubh Hl thl"i .lppll~ 
('athm 
Figure A-S. Fairchild DTJ.tL 932 and DTJ.tL 944 (Sheet 4 of 4) 
A-S 
II . designed for use as a summing ampli· fier, integrator, or amplifier with operating characteristics as a function of the external feedback components. 
High.Performance Open Loop Gain Characteristics 
AvoL = 60,000 typical 
, Low Temperature Drift - ±5 fLV'oC 
• Large Output Voltage Swing -
±13 V typical @ ±15 V Supply 
Low Output Impedance - Zoo. = 100 ohms typical 
Input Offset Voltage Adjustable to Zero 
'\ ~ :0 "', 
" , -,'" 
Characteristic Symbol Rating Unit 
Powt.'r Supph VoILtt-:"t' y' ,20 Ydc 
Y' ·20 Vell' 
th{h!l'''''nll~,l h\pul Sl',!;t\~\t VUl .10 Volt, 
COllllllon ~lodt' Input SWln~ CMYtn tV' Volt'i 
LO.HI Curn'lll IL 10 mA 
Output Shot l ('lfl'Ult DuratIOn IS 1.0 
~ ('0\\'('1' I>Ji'J~lpatlOl1 (P.tfk.~gl· Llnnl.lt1on) PD 6BO mW ;\1N~1 C.m 
J)(>r;lh' abO\'(' T A .. 2SoC 4.6 mW/oC 
F'1.1t P.u kagt' 0 500 mW 
Dl'r.lh' "!>OVl' T A • 25 C 3.3 mWI"C 
O}wr;\tlng Tl'JllI)('nllun' H;mp;c TA .55 to .125 °c 
Storag(' T('>l1Ilwrtlturc R.lngt' T.t~ -65 to .150 °c 
CIRCUIT SCHEMATICS 
OffSET ADJUST H 
,----------------------- - -----.., 
I I I , 
J 
, I 
INPUT LAG 
K 
: 17k! i 
011 1 
so--..l.I--{ ',OUTPUT 
NON INV i I E 
~PUT I I 
INVERTING I Q" I I , 
I 10 k!! I 
, R, ' 
, R, RII , 
: 15 k!! : L. ______________________________ ...J 
V P C OUTPUT LAG 
CIRCUIT SCHEMATIC 
SC099!57 (1-4) 
MC1533 
MONOLITHIC 
SILICON EPITAXIAL PASSIVATED 
JANUARY 1967 - OS 9060 R1 
• Replaces OS 9060 
• 
• 
• 
• 
• 
• 
• ., 
• 
• 
10-P1" METAL CAN 
a SUffiX 
• p.n4con"'lle<l'ocn, 
.~ 
~0'91) 
10,P'" FLAT PACKACE 
F SUFFIX 
00" 
.11 
I 
I I 
00'" 
OOlC 
le~ I tdtl'ltlfltd br color dol 
or b"hOl.lldef on pin 
Atlluds ,1.rctr'CJlly 
lSolat,dftQtnPJekal' 
PI" CONNECTIONS 
• 
• 
• 
• 
• 
5eh.mltle ABeD GHJK 
• "e" Package 
• "r" Pack.,. 10 1 
GAIN G 
AD) 
4 5 6 7 a 9 10 
3 4 
H 
OffSET 
AD) 
C 
OUTPUT 
lAG 
7 a 9 
EQUIVALENT CIRCUIT 
Figure A-9. Motorola MC1533 (Sheet 1 of 4) 
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Characteristic Definitions<D 
e~-,,~ ~V
~'.'" .~ -%'" I A.,a,.~ ,It ... 
• ~., CtII",. .. A..e .. -J.,o., . 
~~[ 
I, 
~~I 
I, 
I I i~'. 
'i _.- '1 ..... 0 
":::>":---""-
<D All definitions Imply )In •• r ope,.l1on 
Characteristic 
Open l.oop Voltage Gain 
(V Iii Pin G .. 15 Vdc) 
(Pin G op(>n) 
(Vi/Pin G •• 15 Vdc. TA,-5S'C .• 12S'C) 
(Pin G open, TA • -55'C •• 125'C) 
OJtput Improancc 
(Pm G open, t .. 20 Hz) 
Input Jmpl·dJJlc.'e 
(PIll Gop"', I .20 Ht) 
Output Voltage Swing 
(HL ' 10 knl 
(HL ' 2 kll) 
Input Common Mode V"lta~c Swing 
I C(;l;~:~e.~;j~~~\on RaUo 
(PIn 0 open) 
Input Bias Current 
( 
II +12) eTA' .250C) 
'b "--r- '(TA " -55'C) 
Input Offset C'urrent 
(110 "'I -12) 
(110 0 '1 -'2' TA • -55'C) 
('10' I, --'2' TA •• 125'C) 
Input OUspt Voltage CD 
(T A • 25°C) 
(T A • -55' C, + 125 'C) 
Step R(losponse 
~ Gain .t: 100, 151 overshoot, 
H, 0 1 kn, H2 • 100 kn, I H3 "'00n, C,"0.02IlF 
I Gatn • 10, no overshoot, 
, HI 0 1 kn. H2 • 10 kn, 
tH3o'On, Cl o O.05IlY 
{
Gain. 1 ~ 20'1. oyt'rshoot. 
HI • 10 kn. H2 • 10 ko, 
R3 • 5 n ~ C, .0.1 /IF 
AvE' rage Temperature COl."fflC'if'nt o( 
Input Offsrt Voltagl.' 
(TA • -55'C to .25 C) 
(TA ' .2.
oCto .'25 C) 
A\'eragc TI..'mp('l'atute Coefficient of 
Input OftSt't O,.ltrC''1t 
(TA "-55'C 10 .125 C) 
(T A J# ... 2SoC to ~ 125 C) 
DC POW(,f DlssipaUon 
(Power Supply. tl5 V, V
oul • 0) 
Positive Supply Sensitivity 
(V - conslanl) 
Negative Supply S('nsttivlty 
(V· constant) 
@ Input orrs.1 \lolt.ge (V 10) m.y be adjusted 10 tero by varying the polcnll.l on pm II 
SC088S7 (2-4) 
Symbol 
AVOL 
Z oot 
I( 
Ipd 
dVoot!dt@ 
tl 
tpd 
dV",/dl@ 
s-
Min Typ 
40.000 60.000 
15,000 30,000 
35,000 50,000 
12.000 25,000 
500 
,12 
.11 
90 
80 
100 
1000 
,13 
,12 
.10 
-9 
100 
94 
Max 
120,000 
45,000 
120,000 
45,000 
150 
0.5 1.0 
3.0 
0.03 0.1$ 
0,5 
0.2 
1. a 5.0 
0.15 
0,06 
11.0 
0.3 
0.1 
1.5 
0.2 
0.3 
0.6 
8.0 
5 0 
0.1 
0.05 
120 
50 
50 
6.0 
170 
150 
150 
@ dVou/dl 0 Slow nate 
Figure A-10. Motorola MC1533 (Sheet 2 of 4) 
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Unit 
kt! 
dO 
mV 
IlS 
IlS 
V/j.l.S 
nA ,.oC 
mW 
TYPICAL CHARACTERISTICS 
I 
FIGURE 6 - POWER DISSIPATION 
versus POWER SUPPLY VOLTAGE 
IIOO~~II-I---1~F--If--I--l 
i 
~ 
y •• nd V-. POWER SUl'l'l.Y VOlTAC£MtcI 
.. 
FIGURE 9 ·-INPUT OFFSET VOLTAGE versus TEMPERATURE 
+1.00 .---.,.---r---r-..,.----r---,--r--., 
~ +0.75f---l---l---4---4--+--+---4---l i +050 
~ +O.25~--4==+::":+~+-~~~~~+--~ 
~ O~~~~~~~~---~~~~ 
~ -O.251---l---+2JIIl~!:-+-I 
~ -0 501----.~~~-+-~--I 
I ~ -075r::--.I't=--II--I'--I--l 
-Ioo~~~~~~~~~~~~--~~~. 
-55 -15 +5 +25 +50 '100 +125 
T •• TEMPERATURE I'CI 
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fiGURE 1-VOLTAGE GAIN versus POWER SUPPlY VOL TAGE 
110,.----...,..-----,.----,-----, 
roO~------~5--------*IO------~1~5----~ro 
v- AlII) Y. POWER SUI'PlV VOlTAGES MlUSl 
FIGURE 8 - COMMON MODE SWING venus POWER SUPPLY VOLTAGE 
14...-----r-----.-----.-----, 
; IZ~----~------~----~__, 
I IO~----~----~--~~~~ 
~ 
i I ,~--_4~~~~--_r----~ 
I 4 
~ %~--~~------I---
10 
y. AlII) V ,POWER SUl'l'l.Y VOlTACES MllTS) 
FIGURE 10 INPUT NOISE VOLTAGE versus SOURCE RESISTANCE 
cvrn: 1 % ~ INPUT r«ltSE ~ 
4 8AIIDW1DTH 50Hz 500Hz 50kHz -OUTPUT NOISE 
C, 0.\ J OOI,J ~ A.OA. 2 
" 
Ion Ion Ion 
· "if: I " :Irfd~ R. E I~ o c 
~ 10~ j}1 
0 II 11111111 I--' I-":: ,.... 
0 
2. 
10 100 Ik 10 k 100 h 
R •• SOURCE RESISTANCE IOHMS) 
@ MOTO~,~~"o::~~f~.o.?'~~~~~.,,,:~~~~os Inc. 
Figure A-U. Motorola MC1533. (Sheet 3 of 4) 
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V' tl5 Vdc. V -15Vdc.l. 25°'~ 
V+ 
R, 
R, 
R." 
"" 
'fOR CAPACITiVe LOADS R. 47!1 OR C, 47 pF 
.; \ ~ 
,1,' 
Sf ---~ ~~--4~~ ~U~y(Tl \ - -~ --2 t- 03 t--- ~4- I-
Of---- ----
___ L\ f-
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--\ \ \ \ 
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, I' \ 
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- "" 
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o 
lk 
0 
w_
m 
_ 
11 
10 0-l-+--
r'" 
...... 
"._ .. -1- ......... , 
......... I"-
.-"-
10 k 100 k 
f. FREQUENCY IHzl 
,\" ~! : <' < i> " '< ! I" ' t 
ILOW GAIN CONflGUqATlON' 
"-- -- Ff- -" 
-
:......... 0 1'- t-...,,! ~ - -
I-
01-
01-
0 
o 
10 
1'- 2 l-- " 
__ CUR'I~ 1""l I 
---
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""" 
100 
scoaa 57 (3-4) 
j ....... 41"--, st--., 
I"--, i"-
1'-.. 
l" i'-1'.... l"- I !'-
I ....... f::'.- i'-
........ 1--.. 
10 k 100 k 
r. fREQUfNCY {HI! 
, , 
Fig, 
No. 
r-
1'--
1M 
r-
1M 
elII'Ve No. 
R, (~)) 
10k 
10k 
I. 
10k 
Ik 
lk 
1 (Low C.un} Ik 
1 (lflgh C.lin) Ik 
2 (l..,ow (J,lIn) 10k 
2 (Hlf!;h G.t1l\) 10k 
3 (Low (}.Jm) 10k 
3 (HII~h G,un) 10k 
4 (Low C.dn) 10. 
4 (1l1\.!h (J.Wl) 10k 
0 
0 
0 
0 
0 
5 
0 
a 
-
0 
1-~ --I- -
0 f-
a 
10 
100 
Test Conditions 
R2(~)) R3( ~)) CI 
10k S I "F 
lOOk 10 0.1 11.' 
1M 510 82() pf' 
1M 100 0.05 ". 1M 100 0.05 ,if' 
1M 510 820 pf' 
1M 10 1000 pF 
1M 510 820 pF 
1M 10 0.01 _F 
1M 100 0.01 >-It' 
lOOk 10 0.1 J' F' 
lOOk 10 0.1 ,.IF 
10k 10 t 11f' 
10k S I "F 
10 1 Pf' 
• 10 0.1 /.r 
~ 10 0,01 Ii}' 
'" 
10 1000 vI' 
'" 
10 100 pf 
10 1 "F 
10 0,1 "F 
10 0.01 ~tF 
'" 
10 1000 pl-' 
., 10 100 Ill-' 
~ f • 
CURV( 1 
n 
I-I- ~I-1-
---
- " 
---
lk 10 k 
f. fR(QUENCY IHII 
3 
4 
C2 (pF) C3(pF) 
10 47 
10 47 
10 47 
10 47 
3 47 
3 47 
10 47 
10 47 
10 H 
10 .7 
10 47 
10 47 
III 41 
10 47 
10 47 
10 47 
10 47 
10 41 
10 ., 
10 47 
10 47 
10 .7 
10 .7 
10 41 
- -
-
f-
100 k 
(HIGH GAIN CONFIGURATION' 
11 
10 
0 
0 
0 
0 
0 
0 
t-.... 1'-. 
]'.. i"'" 
CURVE 1 i""-
100 
I -r--i-)-..."-
1'-. 
/'-.1 1'-.. f"'-.,I--
t-.... 4 
2]'.. 3/'-. 1'-.. 
p,.. i': 1" ~ ]'.. 1'-.. -
/'-. f' 
r-.... 
11 10 k lOOk 
f. fREQuENCY IHII 
Figure A-12. Motorola MC1533 (Sheet 4 of 4) 
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, 
1 M 
1M 
LOW POWER 
MONOLITHIC TIL ELEMENT 
DUAL NAND INOR GATE DRIVER 
The SE455) IS a semiconductor Integrated CIrCUit labrlcated Within a monolithic substrate by ptanar 
and epltaXiat techniques II was designed lor maximum speed consistent With extremely low power 
operation II IS Intended lor use In apptlca tlons where high density packaging and the ability to drive 
high capaCitances associated With muliliayer printed CIrCUit boards are Import ant co nsideratIOns The 
SE455) offers two buffer/driver etements In the TO 88. 14 tead flat pac kage It IS compat ib le wllh the 
other etements of the S(400) sefles under worst case temperature and power supply variation. 
FEATURES 
• LOW POWER 
• HIGH NOISE IMMUNITY 
• HIGH FAN·OUT 
• HIGH SPEED 
• BROAD TEMPERATURE RANGE 
7.0 mW 
1.0 volt 
28 
28 ns/Gate 
-55°C to +12S"C 
BASIC CIRCUIT SCHEMATIC 
r-----------~----------~-----------o~c 
~-----+-----oVruT 
J">Ito.._--+--.f' 
NOTE: I:' of 5E455J shown Compon en t va lues are tYPical 
PERFORMANCE GUARANTEE NOTICE 
This data sheet is a complete procurement document for the product 
described . Noise margins , speed, and fan·out are guaranteed from -55°C 
to + 125 0 C over a broad range of power supply and temperature differen· 
tials between driving and driven units. In addition to presenting guarantees 
immediate ly applicable by system designers, the needs of component and 
reliability engineers are met by full details of the quality assurance and 
reliability programs that stand behind the guarantees. Acceptance Test 
Sub·Groups ca lled out in the tabular data refer to selection and test criteria 
as specified in Table II of SURE Program Bulletin No. 5001. 
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SE455J 
This data sheet has two sections. The first section is a specification 
table of guaranteed test limits. The second section is a set of generaf 
information characteristic curves 
The test limit tables contain a set of parameter lest points that are 
guaranteed by SIGNETICS under the SURE Testing Program. The lest 
points guaranteed cover a broad range of parameters under varying 
conditions of power supply voltage, loading conditions and environ· 
ments 
The characteristic curve data are intended to provide the designer 
with meaningful system design limits over a broader range of operat· 
ing conditions than do the test limit tables. 
FIGURE 1 
4.0 
SE455'J 
Vcc=4.0V 
_F.O.= MAX. 
--
..... 
--3.0 
The curves are derived from devices selected to assure a high prob· 
ability that the units used in your system Will function well within 
the design limits you may establish from the characteristic curve 
data. For the designer who wishes to have characteristic curve points 
guarant:ed, special test points may be established for an additional 
charge. In most cases, special test point guarantees will be negotiated 
plus or .minus a toferance from the curve data to take into account 
test equipment limitations. Please contact your local SIGNETICS' 
Sales Engineer to discuss special test limit requirements. 
Figure 1 depicts graphically the relationship between the test limit 
tables and the curve data. 
I",,,,~., , ... "" .. 1«, ""n I , •• \ I., ., 
--
.- ·t" ,~ "'" ~_"'1'''!( .. "~j ,g;:1 ;;"'I""~" 1· .. 1 .. .... 
--
.. . ..... ,-- I I'-I'· 'I "'1'++"1 ""J J 
I 
~ A > \ 
'" 
I ~ 
I , \ I w , C> <t \ I--I 2.0 0 
> / \ , I-:::> a. l- I , , :::> 0 
-i -i -i 
» » » 
1.0 I " ,,-- " + + I N N (J1 l CM"'liIA.Cfffl'!SflCl ,'t ..... , • .- 1 ..... , (J1 (J1 (J1 0 0 
- .. ,,,,04 I ,.. I "",,*.~ I 0 ("l ("l ("l 
t .,-..,.""',.' .. :: I: 1""1":": .:: I :"I::!~"'I~:t:": I \. 0 
o 0.4 0.8 1.2 1.6 2.0 2.4 
INPUT VOLTAGE (V) 
The data presented in the guaranteed test limit table may be inter· 
related to determine other meaningful information. For instance, 
the "I" DCM or noise margin may be calculated for worst case con· 
dltions by taking the difference between the minimum "I" output 
SC06661 (2-6) 
voltage 'and the minimum "I" input voltage at the worst case tern· 
perature and power supply to be encountered in the system. For the 
"0" DCM or noise margin, calculate the difference between the maxi· 
mum "0" input voltage and maximum "0" output voltage. 
Figure A-14. Signetics SE455J (Sheet 2 of 6) 
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SE455J DUAL NAND INOR. GATE DRIVER 
SECTION 1 
ELECTRICAL CHARACTERISTICS (Notes: 1.2.3.4.5.6) 
ACCEPTANCE LIMITS TEST CONDITIONS 
TEST CHARACTERISTIC 
SUB-GROUP MIN. TIP. 
A·5 "I" OUTPUT VOLTAGE 2.7 2.85 
A·3 2.7 2.85 
A-4 2.7 2.85 
C-t 2.3 2.45 
C·I 2.3 2.45 
C·I 2.3 2.45 
C·1 3.1 3.3 
C·I 3.t 3.3 
C·t 3.1 3.3 
A·5 "0" OUTPUT VOLTAGE 0.20 
A·3 0.25 
A-4 0.25 
C·I 0.20 
C·l 
C·t 0.20 
C·l 0.25 
\ 
C·I "0" INPUT CURRENT 
A·3 -O.SO -0.65 
C·1 
. C·t -0.55 
C·l -0.80 
A·3 "'" INPUT CURRENT 
A·4 
A-6 PAIR DELAY 40 55 
C·2 (Fig 2) 45 58 
C·2 35 52 
C·2 OUTPUT FALL TIME 15 
A·6 (Fig 3) 60 
C·2 INPUT CAPACITANCE 
POWER CONSUMPTION (Per Cate) 
A·4 OUTPUT "0" 12.5 
C·l OUTPUT "0" 10.0 
C·l OUTPUT "0" 15.5 
A·2 OUTPUT "I" 3.0 
C·1 OUTPUT "I" 2.5 
C·l OUTPUT "I" 4.0 
A·2 INPUT VOLTAGE RATING 6.0 
A·2 OUTPUT SHORT CIRCUIT CUr.1ENT -20 
NOTES 
(O All yolUr.e .nd Clpaclllnc. menurements ,r. r.f.renced to the ground fer 
mm,l T.rmu')Jls not specl'lully refer. need .t. I.ft .'ectrtCilfy op.o 
(2) All meuur.menls Ir. 16ken with Pm 11 tied to zerQ volls 
0) Positive CUffent flow IS de'lned IS Into the t,rmlnl' referenced 
(4) PotftlV' NAND LOlle definition "UP' l.v.1 "I", "OOWN' ltv,1 "0" 
(5) Precau110nary measures should ~ tabn to Insur. current IImltrng In attord.nce 
with m,.Fmum "t1flgS should th' Isolation diodes b.com, forward blued 
SCOSS61 (3-6) 
MAX. UNITS TEMP V .. ~~~;f II~T~fT~ OUTPUTS NOTfS 
V -SS·C 40 V 09 V -500 I,A 8 
V +2S·C 40 V 0.9 V -500 I,A 8 
V + 12S·C 40 V 07V - 5OO I,A 8 
V -SS·C 36 V 09 V -SOOI,A 8 
V +2S·C 3.6 V 09 V -SOO I,A 8 
V +12,·C 36 V 07 V -500 "A 8 
V -SS·C 44 V 09 V -500 /.A 8 
V +2S·C 44 V 09 V -500 J,A 8 
V +12S·C 44 V 07V - 5OO I,A 8 
0~30 V -SS·C 40 V 1.9 V 1.9 V 160 rnA 
0.30 V +2S·C 4.0 V 1.7 V 1.7 V 160 rnA 
0.30 V +12S·C 10 V 1.3 V 1.3 V 160 rnA 
0.30 V -5S·C 3.6 V 1.9 V 1.9 V 120 rnA 
0.30 V +12S·C 3.6 V 1.3 V 1.3 V 160 rnA 
0.30 V -55'C 4.4 V 1.9 V 1.9 V 180 rnA 
0.30 V +125·C 44 V 1.3 V 1.3 V 160 rnA 
-0.84 rnA -wc 40 V 03 V 40 V 
-0.85 rnA +2S'C 40 V 03 V 4.0 V 
-0.84 rnA +12S'C 4.0 V 03 V 40 V 
-0.75 mA +2S'C 36 V 0.3 V 40 V ~ 
-0.96 mA +2S·C 4.4 V 0.3 V 40 V 
10.0 p.A +2S'C 40 V 3.6 V OV 
20.0 p.A +12S'C 40 V 36 V OV 
85 nsec +2S·C 4.0 V DC F.O.=22 9 
95 nsec +2S·C 36 V DC F 0 =22 9 
85 "sec +2S·C 4.4 V DC r.o =22 9 
20 "sec +25·C 40 V AC F 0=8 10 
75 nsec -55'C 36 V Ae F 0 =8 10 
3.0 pf +2S·C 40 V 20 V 7 
15.6 mW +12S·C 4.0 V 
t3.3 mW +12S·C 36 V 
19.3 mW + 12S'C 44 V 
4.0 mW +2S·C 40 V OV 
3.3 mW +2S·C 36 V OV 
5.3 mW +2S·C 4.4 V 0'" 
V +2S·C 40 V 501' A 
-80 mA +2S'C 40 V OV OV 
(6) M,nur,m'nh 'Pllly to •• ch g.t • • t.m.nt Independently, 
(11 C.aO.c,t.n.ce IS meuur,d on. BC(lnton (Iectro!'uc Corporation Modet 75A. S8 
CJ,,'Clfinu Brld", Of .quIV,!,,,! f ,1 MH1, V.l.~" 25 mV~ ..... t, .... " pin'S not 
IPtel'tc,lIy r,ferenc'd .,' hed 10 ,uard 'Of tlp.clt.nee tesls 
(8) Output I •• k,gt current IS supp' ed through • rUlstor to £toLJnd 
(9) 0 C f'" out 'I defined In terms 0' • SICNETtCS Standard Unit laid. which IS 
In SE480J gate mpul Of an 'Qulv,lent ,mp.d.ne. 
(10) Ollt AC fan out IS defined n equly,l,nf to onl clock puIs. '"put of In S[424J 
or • SO pr uP,clt.nc. IOld 
Figure A-15. Signetics SE455J (Sheet 3 of 6) 
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SE455J DUAL NAND /NOR GATE DRIVER 
FIGURE 2 - PAIR DELAY 
SECTION 1 
, 
, 
, , 
'TOTAL I 
I ~OJT "/2' L ______ ! 
,'-. .. .... ,. 
.w 
NOTES IJ Capacltancf! loIalul"\ \hown Includf" prob~ and tt"~t fUltUle> cotlpac'tdnc~ 
( ) Input Pul\~ Char.lctt"rI'j,ttcs Amplitude 2 7 V t I 0 MHl PW 350 ns t t 10 ns 
FIGURE 3 - FALL TIME 
.. 
I 
~,,~ 
_ PW 
, ' 
+: "rt 
.: 
~. 90 .... 0 .... to")'. 10 '"11. 
6~ 90% 90 "-
1 10'% 10 -" , , 
• 
= . 
--t1 r- FAll T ME 
NOTl!;' 1) C Inelude'\ tt· ... t fnlure lnd prob,' c.tpaCltdnc.(' C 461 pf '01 '..tn out of 8 and 71 pr for "11' out of I 
f?) '''pII' Pul'\(" Cha'acterl~t'cs Amphtudto ? 7 V. fl O MHI PW 200 ns, t t 10 n .. 
ABSOLUTE MAXIMUM RATINGS: 
INPUT VOLTAGE 
INPUT CURRENT 
OUTPUT CURRENT 
6.0 V 
6.0 V 
-. 10 rnA 
:!: 100 mA 
OPERATING TEMP. 
STORAGE TEMP. 
OJ ... (R IH Junction to Still Air) 
JUNCTION TEMP. 
Ma'omum rallngs .lfe IlFl'HllIlg .... dlues above whIch servlce"blllty may be Impaired 
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55°C to + 125°C 
65°C to + 175°C 
o 3°C/rnW 
17 5°C MAX. 
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SE455J DUAL NAND INOR GATE DRIVER 
SECTION 2 - SYSTEM DESIGN LIMIT CURVES 
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SE455J DUAL NAND /NOR GATE DRIVER 
SECTION 2 SYSTEM DESIGN LIMIT CURVES 
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TEMPERATURE I'C) 
"Maximum Capacitive Load vs. TA" depicts 
AC fan·out capability for the 5E455) in 
terms of capacitance driven when the 
output fall time is restricted to 75 ns 
maximum. One AC fan·out is defined as 
equivalent to one clock input of an 
SE424) (50 pf maximum). The'SE424) 
clock input pulse fall time should not 
exceed 75 ns. Since AC fan·out is limited 
to 8 under worst case conditions, the 
curve only extends to 25°C. 3 0 
·'5 ~25 0 +25 .~ +75 +100 +125 ~55 .. 45 .. 35 ·25 "'5 -, +5 +15 .. 25 
TEMPERATURE I'C) 
~--+- Vcc '50v -0 ~~ r-
f-- --f- -
- --
I- V't ,44\1 
-
j--.-
~ 
---
r+-- I 
._-I- V,t '40V 
~ +--1 .. " 1 Vcc: ·36V 
~ 
- v« ~3 2V :6-- _J~ --
-------"'--,-- SE.4"S~J 
- I " .. P Ill" • VCt 
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TEMPERATURE I'C) 
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TEMPERATURE I'C) 
"Maximum "0" Output load Current vs. 
TA" depicts DC fan·out in terms of output 
current sinking capability. DC fan·out may 
be derived by determining the output cur· 
rent capability under the appropriate con 
ditions from the curve and dividing by the 
appropriate Input "0" Current for the 
driven element. 
o ~ '1',<4"';7//"?'Tt~" ,'''"': , J~' vr"'~¥~:"'"'" "''''': '7 ~-: ":'*"'~v¥):',:,.;<'o."t-"i>'l"';-'v": ,r1'7-'!\>l'<':""",'*'r'~" +;11" ,1:""'ar"8./"· 
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.oa... • ••••• w-® TYPE SN523A 
SEMICONDUCTOR NETWORKSt GENERAL·PURPOSE DIFFERENTIAL AMPLIFIER 
SERIES 52 SEMICONDUCTOR-NETWORK GENERAL-PURPOSE AMPLIfiER 
for application as 
• Comparator • Level Detector 
• DIHerential Amplifier • Voltage Regulator 
• Military & Industrial Control Systems • Analog-to-Digital Converters • Analog Computers 
description 
The SN523A, offe ring differenlial inpuls and differenlial eminer-
follower outputs, incorporates a relistance network in the emitten 
of the input stooe to facilitote gain adjultment. From the wid. 
ron~e of total resistonce available. a particular value may b. 
selected by connecting the resistor·network pins in Q configuration 
which produces the desired ..2.ain. Maximum-9a in configurafion Is 
with pin CD shorted to pin W . 
The SN523A, one of Tua. In.trumen .. Serie. S2 catalog line of 
linear inlegrated eireui", off,,, higher r,liabilily, lower co,l, 
smoller size, and lower weight thon equivalent discrete-compo. 
nent circuits. Each Series .52 device il a monolithic semiconductor 
structure comprising diffused resistors and both n-p-n and p-.n-p 
transistors. 
mechonlcal data 
NOTE: (empon,n' YaIItH iohown tr. nom iftGI 
SCHEMATIC DIAGRAM 
ORDERING INSTRUCTIONS 
The SN523A i. mounted in a glau-to-metal hermetically .ealed 
welded package meeting TO-S.. lead, are gold.plcted F-15t 
glass-sealing alloy . Approximate weight is 0 .1 gram. All external 
surfaces are metalli, and are Insulated from leads and circuit. 
The SN523A i, available with formed lead" inlUlotor ottoched, 
and/ or mounted in 0 Mech-Pok corrier. See O rdering Instructions. 
HO MECH PAK CARRIER MECH PH CARRIER 
Ltad LtnOlh 0.115 Inch 
form.d L.,d. No No Y •• 
InlUl, lo" No Y •• No 
Orderino loa. -s -1 
Suliil 
OUTLINE DRAWING - SEMICONDUCTOR NETWa.K WELDED 'ACKAGE 
T . G 00000 
, 
001" 
0010 MA.l C)t .. us 
141'lACU 
l i 
001, ·0001 _ 
0 ... 
Mom 
All d.cimah ~ 0 005 uupl as nol.d. 
c l.ad Ipocint loltranu is == 0 01 S 01 
nl t,mill't and ~ 0 OOS 01 pockag. , 
nanac(umulallu 
d. l.od unletlln" or. 10(01.d wilh'n 
-': 0005 0' Ih. ir Iru. potil iont r,loth, 
10 body unhrllnu 
th'.nl.d by hIG' 'nU,,,,,,,nlJ 
~0004:1:0001 
NDf VIIWI 
t . O".roll dlm.ntlonl 0' pocila,. ond 
glou m,nisClH con b, htld 10 015S 
~y Ip.clol r,quul 
Symbollzallon d,n,IIS ,rI,nla!lon of packa,. . 
IF.1S js 'hi ASTM dtlignafion 'or on lron ·ni,k.l ·coboll alloy (onlo lnlng n",,'nollr S3y' Iron, 2~% nickel, and 11% coba lt 
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TEXAS INSTRUMENTS 
'£"' ICON OUCTOR - CO"'~O"'ENT. OIVISION 
~OIT O'-'-IC£ BOX !) 012 • C A LL AS 22 T(XAS 
Hoi Applic,bl. 
Y •• Ho No Y •• Y •• 
Y .. No Y •• No Y •• 
-1 -2 -3 .. -5 
o 
~" ' 
Figure A-19. Texas lnstruments SN523A (Sheet 1 of 4) 
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TYPE SN523A 
GENERAl·PURPOSE DIFFERENTIAL AMPLIFIER 
absolute maximum ratings over operating fre .. alr temperature range (unle .. otherwise noted) 
Supply Voltog •• (S •• Not. 1 h Vee, 
VeCl . . 
Differential Input Voltage 
Input Voltog. (Elth.r Input. So. Note 1) • 
Duration of Short-Circuit Output Curren •. 
Continuous Total Pow.r Diulpotion at (or b.low) 2.5·C Fr .. ·Alr Tem.,.!ofur. (5 •• Not. 2) 
Operating Fr •• Air Temperatur. Range 
Storage Temperatur. Rone' • . • • . . . • • 
NOTES: 1. Th." yolt0l' "hils 0" wittl '''pt" 10 "".ort gr.und. 
2. D.ro'. lintoll, to Ito mW ot US', IrH-oir 'lmpe,ol"ft 01 thl roll of 1,' mW/d ••. 
electrical characteristics at 25°C free-air temperature (unle •• otherwl.e noted) 
PARAMETER TEST CONDITION5§ MIN TYP 
VD, Diff.rential.input offN' voltog. 2.2 
ayo, Differ,ntial.lnput offl •• voltage TA = -55·C to 125·C 9 temperature coefficient 
Vewo Common·mod. output off ... voltage 500 
lift Input curr,n' 5 
II)j Differ,ntlal·input of".t curr.nt 0.5 
OiH.r.ntiol output. f - 1 kc/s 24 
Vo .. Maximum PRk-to-.peak output voltag. Diff.r.ntlal output, f - 1 ke/ •• 20 TA = --'5·C to 125'C 
V c ....... Maximum common·mod. Input voltoge ±5 
f - 1 kc/s 4000 
f - 1 ke/ •• TA - -55·C to 125·C 2500 
f = 1 ke/ •• pln. 0) and 0 opon 135 
f - 1 ke/., pin 0) .horted to pin 0. 830 pin 0 open 
f - 1 ko/ •• pin 0) .horted to pin 0). 
465 AVO Diff.r.ntiol voltage goln pin. 0) and 0 opon 
f = 1 ke/ •• pin 0) .horted to pin 0. 
pin. 0) and 0 opon 325 
I - I ke/ •• pin 0 .horted to pin 0. 680 pin 0) opon 
CMRR Common-mode reiKtion ratio f - 1 kef. 90 
8W Bandwidth (-3 dB) 70 180 
l'n Input impedance f - 1 ke/. 5 15 
-~¥- Output irnJMdan~ f - 1 kc/s 200 .- -----_. 
----
'y Total po ... r dillipotlon 100 
§Uftl,,, .,,-.,..isa ".,,4, 'H' ( ... 4111 .. " .r •. 
+15 V 
-15 V 
:!:6V 
:!:10 V 
5. 
.300 mW 
. -55·C to 125·C 
. -<l5'C to 150·C 
MAX UNIT 
12 mV 
/J.V/d.g 
,-
mV 
-y~ 
2 /AA 
-
V 
V 
V 
d8 
ke/. 
kO 
n 
mW 
"OCI = + JZ W' , W'CCl == -12 Y, YD1 ."IIN, Itt ut"",1 INllllI .. , ; ,1. @ . , • .,,,414, ,i" CD ).",14 J. ,ill (!) . 1114 , lil t 0. CD • CD . 6) all4 @ tlptn. 
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That d~ voltag. which mu.t be applied betw •• n the Input terminal. to obtain z.ro-diff.rential-output voltag • . Th. 
applicotion of this voltag. balane .. the amplifier. 
That d~ voltage l.v.1 which .xi.t. betw •• n .ith.r output terminal "nd ground wh.n the outputs or. balanced . 
Th, curr,n' into .Hh., Input of the ampUfJ.,. 
Th, diH."n" In the curr.nt. Into the two Input t.rmlnal. wh.n the outp",t I, balanced. 
Th. maximum peak.to-peok o",tput voltag •• wlng that can be obtaln.d without clipping wh.n the output is balanc.d. 
Th. maximum c.ommon·mod. voltag. that can be> Impr ..... d on the Input t.rmlnal. whll. maintaining dlff.r.ntial 
operation, 
Th. rotio of the diff.r.ntlal·mod. voltag. gain to the common-MOd. voltag. gain. 
Th. rong. of frequ.ncl .. within which the open-loop voltag. gain it within 3 dB of the mld.fr.qu.ncy value . 
Th. i",p.dan" b.tw •• n .Ith.r Input t.rmlnal and ground with the oth.r input t.rmlnal a~ grounded and the output 
balanced. 
Th. I",pedanc.e b.tw •• n the output t.rmlnal and ground when the Ol,ltput I. balanced. 
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TYPE SN523A 
GENERAL·PURPOSE DIFFERENTIAL AMPLIFIER 
TYPICAL CHARACTIRISTICI~ 
INPUT CURRENT MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE 
vS VI 
FREE-AIR TEMP~RATURE FREE-AIR TEMPERATURE 
15 .Or---Ir---Jr-. --r---r---r---r-~r---' 
> 0 i Heren, ia I OutP~t 
I 35 I- f = I kc/ s 
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1 ... - Free-Air Temperatur. _·C TAo - Fr.e-Air Temperature - ·C 
flGUlI 1 PlOU .. 2 
SINGLE-ENDED VOLTAGE GAIN DIFFERENTIAL VOLTAGE GAIN V. v. 
80 FREQUENCY 
r- T~ I ~I~~~~ 
SUPPL Y VOLTAGE 
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V<;Cl -Veo 
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50 
.0 
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flOUR. J f'OIll' 4 
lUll'", olh.rwis. n.,,4, frsl conditlonl or.: 
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Figure A-21. 
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TYPE SN523A 
GENERAl·PURPOSE DIFFERENTIAL AMPLIFIER 
TYPICAL CHARACTERISTICS§ 
DIFFERENTIAL VOLTAGE GAIN 
FREE-AI~ TEMPE RATUR E 
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TA - Free-Air Temperof ure - Q( 
FIGURE 5 
OUTPUT IMPEDANCE 
FREE-AIR TEMPERATURE 
I 
f = I kef . 
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r-- ~ 
-
- 75 - 50 -25 o 25 50 75 100 125 
TA - Free-Air Temperature - O( 
FIGURE 7 
§Unleu otherwise noted, 'ell conditions ort: 
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FIGURE 6 
TOTAL POWER DISSIPATION 
FREE-AIR TEMPERATURE 
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FIGURE. 
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INTEGRATED CIRCUITS 
NEW -PRODUCT BULLETIN 
This Innounument provldH prllimln.ry tn,lntlrln, In'orm.tlon on new l.ul 
InlbUmenb products. Dlllniliv. IpecllJcallonl Ir. now b.ln, pr,plled 'or publJcalion. 
.e&nt ....... ® 
SEMICONDUCTOR NETWORKS t 
TYPES SNS2 709, SNS2 7091, 
SN72 709, SN72 709L 
HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS 
SER IES 52/72 OPERATIONAL AMPLI FI ER S 
Common-Mode I nput Range - ·10 V 
description 
The SN52 709 circuit is 0 high-performance opero-
tioool omplifier with high- impedance different ial 
inputs and 0 low-impedance output. Component 
matching, inherent with siliCon monolithic circuit 
fobficotion techniques, produce' On amplifier with 
low dfift and oHs.e1 chorocteri~ticl. Provisions ore 
incorporated within the circuit whereby external 
components may be l.I1ed to compen$Ote the ampl i-
fief for stable operation under various feedback or 
\ood conditions. l'heie amplifiers ore particularly 
attractive for applications requiring transfer or 
generotion or 1 ineor or non-I inear functions. The 
SN52 709 and SN52 709L are characterized far 
operation over the temperature range of -55°C to 
125°(. The SN72 709 ond SN72 709L or. 
chorocterized (or operation from O°C to 70oe. 
Texas Ins'ruments Series 52(12 catalog lines of 
featuri ng 
I ineor integrated circuits affer higher reliabi I ity, 
\ower COit, smoller size, and leu weight thon 
equivalent discrete component circuits. 
TERM INAL ASS IGNMENTS 
SN52 7f'f1 and S N72 7f'f1 
lllPUT TOP VIEW OUTPUT 
NC ~~. Vec. OUTPUT ~~ 
® 0CDCD® 
NC - No internol connection 
l' Patented by Texa . Instruments. 
S C 0 8871 ( 1-4) 
Peak-to- Peak Output Voltage Swing - 114 V 
INP\.lHl. 't ........ 
~C."..,I ... I.II(' '' 
Component voluel shown are nomil'\Ol. 
SCHEMATIC DIAGRAM 
S N52 7f'f1L and SN72 7f'f1L 
SC 9420A 
DECEMBER 1966 
REPLACES SC 9420 NOVEMBER 1966 
Texas Inslruments reserves the light to make 
changes at any time In order to Improve de · 
s'gn and 10 supply lhe be.l product poSSIble 
TEXAS INSTRUMENTS 
Figure A-23. 
I NCO","O"ATKD 
SE M ICONOUCTOR ·CO MPONE: N T.OIVlaION 
"OSl O, 'IC[ eOK 5 0\2 . o A. I,.. I,.. A. , 11 l[JltA.$ 
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TYPES SNS2 709, SNS2 709L 
HIGH-PERFORMANCE OPERATIONAL AMPUFIERS 
absolute maximum ratings 
Suppl y Voltages (S ... Not. 1), VCC + 
Vcc_ 
Di ff.rentiol Input Voltage 
Input Voltog. (Eitho, Input, S .. Not. I) 
Dvrot jon of Shof t -Circuit Output Current (TA = 25.o C) 
Continuou$ Tot a l Powe r Oi u i pot ion : SN52 709l (See Note 2) 
SN52 709 (Se. Not. 3) 
Ope rat ing hm~roture Range (See Notes 2 and 3) 
Storage T .~,otv,. Range 
NOTE S: I . The~ vo ltage va lues Ofe wi th re~ct to the ze ro re fe renc e leve l of the ~uppl y vo ltoge . 
2. At rree~ ;r temperoture (TA) abov e 95°( derate power di u ipot ion l ineorl y at 5. 6 mW/ deg . 
3 . At case temperotUfe (Tel a bove lOOoe derate power di ssi pat ion tin~rly at 5 mW/ deg. 
+IS V 
-IS V 
=.5 V 
.!oIO V 
S. 
300 mW 
250 mW 
~5·C '0 I SO·C 
electrical characteristics (unless otherwise noted. VCC+ '15 V and VCC-' -15 V. to VCC+' 9 Vand VCC-' -9 V, fA' 25·C) 
PARAMETER TEST CONDITIONS MIN TYl' MAX UNIT 
VOl Differential-input off .. , Rs ' 10!<n, T • _55°C 10 125°C 6 mV 
voltGQe RS • 10 !<n I 5 mV 
PVOI Differential-input offwt ~5 •. iO 0, T = -55·C 10 125°C 3 ~V/dea 
voltcve RS s 10 kn, T A • -5S·C 10 125·C 6 ~V/deg temperature coefficient 
TA = I25·C 20 200 nA 
101 Differential-input SO 200 nA 
ofhet current 
TA ' -55·C 100 SOD nA 
Input Cumonl 200 SOD nA lin 
TA ' -55·C SOD I SOD nA 
VCC+ • 15 V, YC<;- = -15Y, RL • 10!<n, .t12 .t14 Y 
VOM Mcoxi .... m pe"-Io~" TA · -55·C 10 125 C 
ou'pul vol,. VCC+ : 15 V, VCC_ : -15 V, RL' 2!<n, .t10 .t13 V 
~ = -5S'C to 125°C 
YCMI Common--.de VCC+ • 15 Y, VCC- : -15 Y, .!8 .!oIO V 
input volt. ran", TA ' -55·C 10 125·C 
AV L~-1lgnQl VCC+ • IS V, VCC- = -15 V, RL • 2!<n, 
volt. gain Yout • .tl0 Y, TA = -55·C to 125· 25,000 45,000 70,000 
OM. Common --.de RS' 10!<n, TA· -55·C 10 125·C 70 90 dB 
relectlon ratio 
s~. Supply '/oltage rejection rotio .S • 10 !<n, TA = -55·C 10 125'C 25 ISO ~V/V 
T A • -55·C 10 125·C .j() 100 !<n 
'In Input ,.,lttW'lca 
ISO 400 !<n 
'ou' Output ,...latanc::. 150 Q 
Pr To'o/ pow« dl.ipGtlan VCC+ : 15 V, YCC- • -15 Y 80 16$ mW 
transient response. VCC+ • 15 V- and VCC-' -IS V. to VCC+ • 9 V and VCC-' -9 V, TA' 2S·C (See Figure 11 
PAAAMfTER TEST CONDITIONS MIN TYP MAX UNIT 
" 
RI .. tl ... Vin • 20 mV, CL • ."..., 
0 . 3 I .. 
o-.hao, Vin ' 20 mV, CL < 100 pf 10 30 
"" 
SC0887 I (2-") 
Figure A-24. Texas Instruments SN52709 (Sheet 2 of 4) 
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TYPES SN72 709, SN72 709L 
HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS 
absolute maximum ratings 
Supply Voltag.s (S •• Not. I) : Vee+ 
Vee_ 
Oillo .. ntiol Input Voltago 
Input Voltago (Elthor Input, Soo Noto 1) 
Duration 01 Short-Circuit Output Curront (T A = 25'Q 
Continuous Total Power Oissipotion: SN72 709L (See Note. 4) 
SN72 709 (See Not. S) 
Operating Free-Air Temperature Range (See Notes.4 and 5) 
Storc~. T emperotur. Range . . . . . . . • . • • . • • 
1. These voltoge values ore with respect to the zero reference l.v.1 of the supply voltage. 
NOTES: 4. At free-oir temperotur\" (TA) above 55°C derate power dissipation linearly at 5.6 mW/deg. 
5 . At cose temperature (TC) above lOoG e derate power diuipotion linearly at 5 mW/deg. 
electrical characteristics VCC+ • 15 V and VCC- • -15 V. (unless otherwise noted. TA • 2S'CI 
PARAMETER TEST CONDITIONS MIN TYP 
VOl Differential -input Rs < 10 kO, TA = O·C to 7O·C (See Not. 6) 
offs.t vallqge RS < 10 kll (See Note 6) 7 
101 Differential-input TA = O·C to 7O·C 
ofhet current 100 
'in Input current TA = O'C 
0 .3 
YOM Maximum poak -toopeak Rl~IOkO .tJ2 ±H 
output voltQQe RL' 2 kO DO- iTY 
VCMI Common -mod. 
input voltage rang. 
~8 ~10 
AV l~g.-1ignol Rl" 2 kO Vout = t lO V, TA = O·C t070'C 12000 
voltQliJe gain RL '"2kO, Vout = t lO V 15,000 45,000 
eMRR Common-mod. RS < IOkO 65 90 
rejection rotio 
SVRR Supply voltago RS < 10 kO 25 
rejection rotio 
qn Input resis'a'lc. 50 250 
rout Output resi,ta'lce ISO 
PT Total power dissipation 80 
NOTE 6: Vec+· U V and Vee_' -15 V to Vce+ ~ 9 V and Vce_· -9 V. 
TRANS lENT RESPONSE TEST CIRCUIT FOR SN52 709L AND SN52 709 
FIGURE I 
SC08871 (3-4) 
MAX 
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Figure A-25. Texas Instruments SN52709 (Sheet 3 of 4) 
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+l8V 
-18 V 
~V 
j:l0 V 
5. 
250mW 
250mW 
O·C to 70'C 
-6S'C to lSO'C 
UNIT 
mV 
mV 
nA 
nA 
~A 
"" V y 
V 
dB 
~V/V 
kO 
0 
mW 
TYPES SNS2 709, SNS2 709L, SN72 709, SN72 709L 
HIGH·PERFORMANCE OPERATIONAL AMPLIFIERS 
mechanIcal data ORDERING INSTRUCTIONS 
The SNS2 709 and SN72 709 ompl ifien are mounted NO MECH-PAK CARRIER MECH-PAK CARRIER 
in gloss-to-metal hermet icall y sealed welded pack-
"ge, .... ting TO-89. Lood, are gold-plated F-IS' 
gloss-seoling alloy. Approximate weight is O. 1 gram. 
All external surface, are metallic: and or. insulat~ 
from leads and circuit. 80th are availabl. with formed 
leads, insulator attached, and/ Of mounted in 0 Mech-
Pak corr ier. S .. Ordering InltnJctions. 
Leed Length 0.175 Inch Not Appl icable 
Formed Lood, 
Inwloton 
Ordering 
Suffix 
... " 
<D<D<D<!XD Uil 
_ .... 
"."-10-"_ 
No No Ve, V .. 
No Ve. No V .. 
None -6 -7 -1 
...................... 
............................... 
No No 
No Ve, 
-2 -3 
'" ~ .... ..a..-." .... 's .. ____ .... 
............... -.-....... 
III.~ ......... - .................... - ...... 
-,......,.,....",. .. .., .......... 
....... ~ ............... . 
.. ,."........... ............... ........ 
Ve. 
No 
-4 
The SN52 709L and SN72 709L pock"ge outl ine. or. some 01 JEDEC TO-99 except for diomet.r of .tondoff. 
r~ 0.165 -1 0.040 (0.017 : .:: DIA MAX. . 
~ 
0.335 PIA = 0.370 DIA 
0.305 0.335 
~0.040 ~j~ 
-- 05QO 0.010 --jJ::: MIN 
AU DIMENSIONS IN .NCHIS 
PIN @ IS IN ELECTRICAL CONTACT WITH THE CASE 
Ve. 
Ve. 
-5 
'F-15 i. tho ASTM designation fo< an iron-nickel-cobalt olloy containing nominally 53% Iron, 29% nickel, and 17% cobolt. 
seCSS71 (4-4)' 
Figure A-26. Texas Instruments SN52709 (Sheet 4 of 4) 
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